aboutsummaryrefslogtreecommitdiff
path: root/target-ppc/translate_init.c
AgeCommit message (Expand)Author
2014-04-08PPC: Add l1 cache sizes for 970 and above systemsAlexander Graf
2014-03-27target-ppc: MSR_POW not supported on POWER7/7+/8Anton Blanchard
2014-03-27target-ppc: POWER7+ supports the MSR_VSX bitAnton Blanchard
2014-03-27target-ppc: POWER8 supports iselAnton Blanchard
2014-03-27target-ppc: POWER8 supports the MSR_LE bitAnton Blanchard
2014-03-20target-ppc: Introduce powerisa-207-server flagAlexey Kardashevskiy
2014-03-20target-ppc: Force CPU threads count to be a power of 2Bharata B Rao
2014-03-20target-ppc: Fix overallocation of opcode tablesStuart Brady
2014-03-20target-ppc: Reset SPRs on CPU resetAlexey Kardashevskiy
2014-03-13cputlb: Change tlb_flush() argument to CPUStateAndreas Färber
2014-03-13exec: Change cpu_abort() argument to CPUStateAndreas Färber
2014-03-13cpu: Move exception_index field from CPU_COMMON to CPUStateAndreas Färber
2014-03-13cpu: Turn cpu_handle_mmu_fault() into a CPUClass hookAndreas Färber
2014-03-13cpu: Factor out cpu_generic_init()Andreas Färber
2014-03-13cpu: Turn cpu_has_work() into a CPUClass hookAndreas Färber
2014-03-05target-ppc: spapr: e500: fix to use cpu_dt_idAlexey Kardashevskiy
2014-03-05target-ppc: add PowerPCCPU::cpu_dt_idAlexey Kardashevskiy
2014-03-05target-ppc: Altivec 2.07: Add Instruction FlagTom Musta
2014-03-05target-ppc: Load QuadwordTom Musta
2014-03-05target-ppc: Add Flag for ISA 2.07 Load/Store Quadword InstructionsTom Musta
2014-03-05target-ppc: Add Target Address SPR (TAR) to Power8Tom Musta
2014-03-05target-ppc: Add Flag for bctarTom Musta
2014-03-05target-ppc: Enable frsqrtes on Power7 and Power8Tom Musta
2014-03-05target-ppc: Add Flag for Power ISA V2.06 Floating Point Test InstructionsTom Musta
2014-03-05target-ppc: Fix and enable fri[mnpz]Tom Musta
2014-03-05target-ppc: Add Flag for ISA V2.06 Floating Point ConversionTom Musta
2014-03-05target-ppc: Add Flag for ISA2.06 Atomic InstructionsTom Musta
2014-03-05target-ppc: Add Flag for ISA2.06 Divide Extended InstructionsTom Musta
2014-03-05target-ppc: Add ISA2.06 bpermd InstructionTom Musta
2014-03-05target-ppc: VSX Stage 4: Add VSX 2.07 FlagTom Musta
2014-03-05target-ppc: disable unsupported modes for SPR_CTRL/SPR_UCTRLAlexey Kardashevskiy
2014-03-05PPC: KVM: add support for LPCRGreg Kurz
2014-03-05PPC: KVM: fix "set one register"Alexey Kardashevskiy
2014-03-05target-ppc: fix Authority Mask Register init valueAlexey Kardashevskiy
2014-03-05target-ppc: remove unsupported SPRs from 970 and P5+Alexey Kardashevskiy
2014-03-05target-ppc: remove embedded MMU SPRs from 970, P5+/7/7+/8Alexey Kardashevskiy
2014-03-05target-ppc: remove powerpc 970gxAlexey Kardashevskiy
2014-03-05target-ppc: fix LPCR SPR numberAlexey Kardashevskiy
2014-03-05target-ppc: fix compile error when PPC_DUMP_CPU is enabledAlexey Kardashevskiy
2014-02-13target-ppc: Make ppc40x CPUs available in ppcembAndreas Färber
2013-12-20target-ppc: move POWER7+ to a separate familyAlexey Kardashevskiy
2013-12-20Add MSR VSX and Associated ExceptionTom Musta
2013-12-20Declare and Enable VSXTom Musta
2013-12-20powerpc: add PVR mask supportAlexey Kardashevskiy
2013-10-25spapr: Use DeviceClass::fw_name for device tree CPU nodeAndreas Färber
2013-10-25target-ppc: Fill in OpenFirmware names for some PowerPCCPU familiesAndreas Färber
2013-10-25target-ppc: dump-guest-memory supportAneesh Kumar K.V
2013-10-25PPC: Fix L2CR write accessesAlexander Graf
2013-10-07cpu: Drop cpu_model_str from CPU_COMMONAndreas Färber
2013-09-02target-ppc: POWER7 supports the MSR_LE bitAnton Blanchard
generated by cgit v1.2.3 (git 2.26.2) at 2024-12-04 01:57:07 +0000