aboutsummaryrefslogtreecommitdiff
path: root/target-ppc/translate.c
AgeCommit message (Expand)Author
2013-02-25target-ppc: Fix SUBFE carryRichard Henderson
2013-02-23target-ppc: Compute mullwo without branchesRichard Henderson
2013-02-23target-ppc: Compute arithmetic shift carry without branchesRichard Henderson
2013-02-23target-ppc: Implement neg in terms of subfRichard Henderson
2013-02-23target-ppc: Use add2 for carry generationRichard Henderson
2013-02-23target-ppc: Compute addition carry with setcondRichard Henderson
2013-02-23target-ppc: Compute addition overflow without branchesRichard Henderson
2013-02-23target-ppc: Use setcond in gen_op_cmpRichard Henderson
2013-02-23target-ppc: Split out SO, OV, CA fields from XERRichard Henderson
2013-02-23target-ppc: Use mul*2 in mulh* insnsRichard Henderson
2013-02-01target-ppc: Fix build for PPC_DEBUG_DISASAndreas Färber
2013-02-01PPC: Unify dcbzl code pathAlexander Graf
2012-12-19misc: move include files to include/qemu/Paolo Bonzini
2012-12-19exec: move include files to include/exec/Paolo Bonzini
2012-12-19build: kill libdis, move disassemblers to disas/Paolo Bonzini
2012-12-08TCG: Use gen_opc_instr_start from context instead of global variable.Evgeny Voevodin
2012-12-08TCG: Use gen_opc_icount from context instead of global variable.Evgeny Voevodin
2012-12-08TCG: Use gen_opc_pc from context instead of global variable.Evgeny Voevodin
2012-11-26PPC: Fix missing TRACE exceptionJulio Guerra
2012-11-17TCG: Use gen_opc_buf from context instead of global variable.Evgeny Voevodin
2012-11-17TCG: Use gen_opc_ptr from context instead of global variable.Evgeny Voevodin
2012-11-10disas: avoid using cpu_single_envBlue Swirl
2012-11-01target-ppc: Extend FPU state for newer POWER CPUsDavid Gibson
2012-09-27Emit debug_insn for CPU_LOG_TB_OP_OPT as well.Richard Henderson
2012-08-28target-ppc: fix altivec instructionsAurelien Jarno
2012-06-24target-ppc: Fix build with --enable-debugStefan Weil
2012-06-24PPC: Add support for MSR_CMAlexander Graf
2012-06-24ppc: Move load and store helpers, switch to AREG0 free modeBlue Swirl
2012-06-24ppc: Avoid AREG0 for misc helpersBlue Swirl
2012-06-24ppc: Avoid AREG0 for timebase helpersBlue Swirl
2012-06-24ppc: Avoid AREG0 for MMU etc. helpersBlue Swirl
2012-06-24ppc: Avoid AREG0 for integer and vector helpersBlue Swirl
2012-06-24ppc: Avoid AREG0 for FPU and SPE helpersBlue Swirl
2012-06-24ppc: Avoid AREG0 for exception helpersBlue Swirl
2012-04-15target-ppc: QOM'ify CPU resetAndreas Färber
2012-03-15PPC: KVM: Synchronize regs on CPU dumpAlexander Graf
2012-03-15PPC64: Add support for ldbrx and stdbrx instructionsThomas Huth
2012-03-14target-ppc: Don't overuse CPUStateAndreas Färber
2012-02-28target-ppc: Clean includesStefan Weil
2012-02-02PPC: E500: Implement msgsndAlexander Graf
2012-02-02PPC: E500: Implement msgclrAlexander Graf
2012-02-02PPC: booke206: Check for TLB overrunAlexander Graf
2012-02-02PPC: booke206: Implement tlbilxAlexander Graf
2012-02-02PPC: rename msync to msync_4xxAlexander Graf
2012-02-02PPC: e500: msync is 440 only, e500 has real syncAlexander Graf
2011-11-11PPC: Fix for the gdb single step problem on an rfi instructionSebastian Bauer
2011-10-30Set an invalid-bits mask for each SPE instructionsFabien Chouteau
2011-10-06Implement POWER7's CFAR in TCGDavid Gibson
2011-08-23PPC: E500: Inject SPE exception on invalid SPE accessAlexander Graf
2011-07-01Merge branch 'ppc-next' of git://repo.or.cz/qemu/agrafBlue Swirl
generated by cgit v1.2.3 (git 2.26.2) at 2024-12-18 23:35:42 +0000