aboutsummaryrefslogtreecommitdiff
path: root/target-ppc/cpu.h
AgeCommit message (Expand)Author
2014-06-16spapr: Limit threads per core according to current compatibility modeAlexey Kardashevskiy
2014-06-16target-ppc: Implement "compat" CPU optionAlexey Kardashevskiy
2014-06-16PPC: Properly emulate L1CSR0 and L1CSR1Alexander Graf
2014-06-16PPC: Add L1CFG1 SPR emulationAlexander Graf
2014-06-16PPC: Add definitions for GIVORsAlexander Graf
2014-05-13cpu: make CPU_INTERRUPT_RESET available on all targetsPaolo Bonzini
2014-04-08PPC: Clean up DECR implementationAlexander Graf
2014-03-20target-ppc: Introduce powerisa-207-server flagAlexey Kardashevskiy
2014-03-20target-ppc: Reset SPRs on CPU resetAlexey Kardashevskiy
2014-03-13exec: Change cpu_abort() argument to CPUStateAndreas Färber
2014-03-13cpu: Turn cpu_handle_mmu_fault() into a CPUClass hookAndreas Färber
2014-03-13cpu: Turn cpu_has_work() into a CPUClass hookAndreas Färber
2014-03-05target-ppc: add PowerPCCPU::cpu_dt_idAlexey Kardashevskiy
2014-03-05target-ppc: Fix htab_mask calculationAneesh Kumar K.V
2014-03-05target-ppc: Altivec 2.07: Update AVR StructureTom Musta
2014-03-05target-ppc: Altivec 2.07: Add Instruction FlagTom Musta
2014-03-05target-ppc: Add Load Quadword and ReserveTom Musta
2014-03-05target-ppc: Add Flag for ISA 2.07 Load/Store Quadword InstructionsTom Musta
2014-03-05target-ppc: Add Target Address SPR (TAR) to Power8Tom Musta
2014-03-05target-ppc: Add Flag for bctarTom Musta
2014-03-05target-ppc: Add Flag for Power ISA V2.06 Floating Point Test InstructionsTom Musta
2014-03-05target-ppc: Add Flag for ISA V2.06 Floating Point ConversionTom Musta
2014-03-05target-ppc: Add Flag for ISA2.06 Atomic InstructionsTom Musta
2014-03-05target-ppc: Add Flag for ISA2.06 Divide Extended InstructionsTom Musta
2014-03-05target-ppc: Add ISA2.06 bpermd InstructionTom Musta
2014-03-05target-ppc: VSX Stage 4: Add VSX 2.07 FlagTom Musta
2014-03-05target-ppc: fix SPR_CTRL/SPR_UCTRL register numbersAlexey Kardashevskiy
2014-03-05target-ppc: fix LPCR SPR numberAlexey Kardashevskiy
2013-12-20Add MSR VSX and Associated ExceptionTom Musta
2013-12-20Declare and Enable VSXTom Musta
2013-10-25target-ppc: Use #define for max slb entriesAneesh Kumar K.V
2013-09-02target-ppc: USE LPCR_ILE to control exception endian on POWER7Anton Blanchard
2013-07-29target-ppc: Convert ppc cpu savevm to VMStateDescriptionAlexey Kardashevskiy
2013-07-23cpu: Introduce CPUClass::synchronize_from_tb() for cpu_pc_from_tb()Andreas Färber
2013-07-09linux-user: Move cpu_clone_regs() and cpu_set_tls() into linux-userPeter Maydell
2013-07-01target-ppc: Introduce unrealizefn for PowerPCCPUAndreas Färber
2013-05-06PPC: Add MMU type for 2.06 with AMR but no TB pagesAlexander Graf
2013-04-26target-ppc: add instruction flags for Book I 2.05Aurelien Jarno
2013-04-26target-ppc: Add more stubs for POWER7 PMU registersDavid Gibson
2013-04-26PPC: Remove env->hreset_excp_prefixFabien Chouteau
2013-03-22target-ppc: Move ppc tlb_fill implementation into mmu_helper.cDavid Gibson
2013-03-22target-ppc: Split user only code out of mmu_helper.cDavid Gibson
2013-03-22mmu-hash64: Implement Virtual Page Class Key ProtectionDavid Gibson
2013-03-22mmu-hash*: Add header file for definitionsDavid Gibson
2013-03-22target-ppc: mmu_ctx_t should not be a global typeDavid Gibson
2013-03-22target-ppc: Disentangle BAT code for 32-bit hash MMUsDavid Gibson
2013-03-22target-ppc: Don't share get_pteg_offset() between 32 and 64-bitDavid Gibson
2013-03-22target-ppc: Disentangle hash mmu helper functionsDavid Gibson
2013-03-22target-ppc: Disentangle get_physical_address() pathsDavid Gibson
2013-03-22target-ppc: Disentangle find_pte()David Gibson
generated by cgit v1.2.3 (git 2.26.2) at 2024-12-25 19:01:20 +0000