aboutsummaryrefslogtreecommitdiff
path: root/target-openrisc
AgeCommit message (Expand)Author
2014-06-05softmmu: introduce cpu_ldst.hPaolo Bonzini
2014-06-05softmmu: commonize helper definitionsPaolo Bonzini
2014-05-28tcg: Invert the inclusion of helper.hRichard Henderson
2014-05-14savevm: Remove all the unneeded version_minimum_id_old (rest)Juan Quintela
2014-03-13cputlb: Change tlb_set_page() argument to CPUStateAndreas Färber
2014-03-13cputlb: Change tlb_flush() argument to CPUStateAndreas Färber
2014-03-13cputlb: Change tlb_flush_page() argument to CPUStateAndreas Färber
2014-03-13exec: Change cpu_abort() argument to CPUStateAndreas Färber
2014-03-13translate-all: Change cpu_restore_state() argument to CPUStateAndreas Färber
2014-03-13cpu-exec: Change cpu_loop_exit() argument to CPUStateAndreas Färber
2014-03-13exec: Change tlb_fill() argument to CPUStateAndreas Färber
2014-03-13cpu: Move breakpoints field from CPU_COMMON to CPUStateAndreas Färber
2014-03-13cpu: Move exception_index field from CPU_COMMON to CPUStateAndreas Färber
2014-03-13cpu: Turn cpu_handle_mmu_fault() into a CPUClass hookAndreas Färber
2014-03-13cpu: Factor out cpu_generic_init()Andreas Färber
2014-03-13cpu: Turn cpu_has_work() into a CPUClass hookAndreas Färber
2014-02-12target-openrisc: Use new qemu_ld/st opcodesRichard Henderson
2013-12-23openrisc: Fix spelling in comment (transaltion -> translation)Stefan Weil
2013-12-02misc: Replace 'struct QEMUTimer' by 'QEMUTimer'Stefan Weil
2013-11-20target-openrisc: Correct memory bounds checking for the tlb buffersSebastian Macke
2013-11-20openrisc-timer: Reduce overhead, Separate clock update functionsSebastian Macke
2013-11-20target-openrisc: Correct wrong epcr register in interrupt handlerSebastian Macke
2013-11-20target-openrisc: Remove executable flag for every pageSebastian Macke
2013-11-20target-openrisc: Remove unnecessary code generated by jump instructionsSebastian Macke
2013-11-20target-openrisc: Speed up move instructionSebastian Macke
2013-10-14Merge remote-tracking branch 'jliu/or32' into stagingAnthony Liguori
2013-10-11Merge remote-tracking branch 'rth/tcg-pull' into stagingAnthony Liguori
2013-10-10tcg: Move helper registration into tcg_context_initRichard Henderson
2013-10-07cpu: Drop cpu_model_str from CPU_COMMONAndreas Färber
2013-10-03target-openrisc: Removes a non-conforming behavior for the first page of the ...Sebastian Macke
2013-10-03target-openrisc: Correct handling of page faults.Sebastian Macke
2013-09-02tcg: Change tcg_gen_exit_tb argument to uintptr_tRichard Henderson
2013-07-29cpu: Partially revert "cpu: Change qemu_init_vcpu() argument to CPUState"Andreas Färber
2013-07-27cpu: Introduce CPUClass::gdb_{read,write}_register()Andreas Färber
2013-07-27gdbstub: Replace GET_REG*() macros with gdb_get_reg*() functionsAndreas Färber
2013-07-27target-openrisc: Move cpu_gdb_{read,write}_register()Andreas Färber
2013-07-26cpu: Introduce CPUState::gdb_num_regs and CPUClass::gdb_num_core_regsAndreas Färber
2013-07-26Merge remote-tracking branch 'jliu/or32' into stagingAnthony Liguori
2013-07-23target-openrisc: Free typename in openrisc_cpu_class_by_nameJia Liu
2013-07-23cpu: Turn cpu_get_phys_page_debug() into a CPUClass hookAndreas Färber
2013-07-23cpu: Move singlestep_enabled field from CPU_COMMON to CPUStateAndreas Färber
2013-07-23cpu: Introduce CPUClass::synchronize_from_tb() for cpu_pc_from_tb()Andreas Färber
2013-07-23cpu: Introduce CPUClass::set_pc() for gdb_set_cpu_pc()Andreas Färber
2013-07-09cpu: Move reset logging to CPUStateAndreas Färber
2013-07-09log: Change log_cpu_state[_mask]() argument to CPUStateAndreas Färber
2013-07-09cpu: Drop unnecessary dynamic casts in *_env_get_cpu()Andreas Färber
2013-07-09linux-user: Move cpu_clone_regs() and cpu_set_tls() into linux-userPeter Maydell
2013-07-09target-openrisc: Fix typename in openrisc_cpu_class_by_name()Dongxue Zhang
2013-06-28cpu: Change qemu_init_vcpu() argument to CPUStateAndreas Färber
2013-06-28cpu: Turn cpu_dump_{state,statistics}() into CPUState hooksAndreas Färber
generated by cgit v1.2.3 (git 2.26.2) at 2024-11-23 05:24:06 +0000