aboutsummaryrefslogtreecommitdiff
path: root/target-mips
AgeCommit message (Expand)Author
2012-09-08MIPS/user: Fix reset CPU state initializationMaciej W. Rozycki
2012-08-27target-mips: allow microMIPS SWP and SDP to have RD equal to BASEEric Johnson
2012-08-27target-mips: add privilege level check to several Cop0 instructionsEric Johnson
2012-08-27mips-linux-user: Always support rdhwr.Richard Henderson
2012-08-27target-mips: Streamline indexed cp1 memory addressing.Richard Henderson
2012-08-27Fix order of CVT.PS.S operandsRichard Sandiford
2012-08-27Fix operands of RECIP2.S and RECIP2.PSRichard Sandiford
2012-08-24target-mips: Fix some helper functions (VR54xx multiplication)Stefan Weil
2012-08-23target-mips: Enable access to required RDHWR hardware registersMeador Inge
2012-08-09MIPS: Correct FCR0 initializationNathan Froyd
2012-06-07build: move other target-*/ objects to nested Makefile.objsPaolo Bonzini
2012-06-07build: move libobj-y variable to nested Makefile.objsPaolo Bonzini
2012-06-07build: move obj-TARGET-y variables to nested Makefile.objsPaolo Bonzini
2012-06-04Kill off cpu_state_reset()Andreas Färber
2012-06-04target-mips: Let cpu_mips_init() return MIPSCPUAndreas Färber
2012-06-04target-mips: Use cpu_reset() in do_interrupt()Andreas Färber
2012-06-04target-mips: Use cpu_reset() in cpu_mips_init()Andreas Färber
2012-05-19mips: Fix BC1ANY[24]F instructionsRichard Sandiford
2012-05-12target-mips: Remove commented-out function declarationAndreas Färber
2012-05-03target-mips: Remove unused inline functionStefan Weil
2012-05-01Merge branch 'qom-cpu-rest.v1' of git://github.com/afaerber/qemu-cpuBlue Swirl
2012-04-30target-mips: Start QOM'ifying CPU initAndreas Färber
2012-04-30target-mips: QOM'ify CPUAndreas Färber
2012-04-28target-mips: Move definition of uint_fast{8, 16}_t to osdep.hAndreas Färber
2012-04-15target-mips: Fix type cast for w64 (uintptr_t)Stefan Weil
2012-04-14Use uintptr_t for various op related functionsBlue Swirl
2012-04-07Replace Qemu by QEMU in commentsStefan Weil
2012-04-07Replace Qemu by QEMU in internal documentationStefan Weil
2012-03-24target-mips: Add compiler attribute to some functions which don't returnStefan Weil
2012-03-14Rename CPUState -> CPUArchStateAndreas Färber
2012-03-14target-mips: Don't overuse CPUStateAndreas Färber
2012-03-14Rename cpu_reset() to cpu_state_reset()Andreas Färber
2012-03-08Spelling fixes in comments (it's -> its)Stefan Weil
2012-02-28target-mips: Clean includesStefan Weil
2011-12-14Fix spelling in comments, documentation and messagesStefan Weil
2011-12-02fix spelling in target sub directoryDong Xu Wang
2011-10-01softmmu_header: pass CPUState to tlb_fillBlue Swirl
2011-09-06mips: Support the MT TCStatus IXMT irq disable flagEdgar E. Iglesias
2011-09-06mips: Add MT halting and waking of VPEsEdgar E. Iglesias
2011-09-06mips: Initialize MT state at resetEdgar E. Iglesias
2011-09-06mips: Default to using one VPE and one TC.Edgar E. Iglesias
2011-09-06mips: Enable VInt interrupt mode for the 34KfEdgar E. Iglesias
2011-09-06mips: Correct VInt vector generationEdgar E. Iglesias
2011-09-06mips: Correct IntCtl write mask for VIntEdgar E. Iglesias
2011-09-06mips: Hook in more reg accesses via mttr/mftrEdgar E. Iglesias
2011-09-06mips: Synchronize CP0 TCSTatus, Status and EntryHiEdgar E. Iglesias
2011-09-06mips: Handle TC indexing of other VPEsEdgar E. Iglesias
2011-08-20Use glib memory allocation and free functionsAnthony Liguori
2011-08-07Remove unused is_softmmu parameter from cpu_handle_mmu_faultBlue Swirl
2011-07-30exec.h cleanupBlue Swirl
generated by cgit v1.2.3 (git 2.26.2) at 2024-11-27 21:07:23 +0000