aboutsummaryrefslogtreecommitdiff
path: root/target-mips
AgeCommit message (Expand)Author
2014-06-18target-mips: implement UserLocal RegisterPetar Jovanovic
2014-06-05softmmu: introduce cpu_ldst.hPaolo Bonzini
2014-06-05softmmu: commonize helper definitionsPaolo Bonzini
2014-06-05softmmu: move ALIGNED_ONLY to cpu.hPaolo Bonzini
2014-06-05softmmu: make do_unaligned_access a method of CPUPaolo Bonzini
2014-05-28tcg: Invert the inclusion of helper.hRichard Henderson
2014-03-27target-mips: Avoid shifting left into sign bitPeter Maydell
2014-03-25target-mips: fix MTHC1 and MFHC1 when FPU in FR=0 modePetar Jovanovic
2014-03-13cputlb: Change tlb_set_page() argument to CPUStateAndreas Färber
2014-03-13cputlb: Change tlb_flush() argument to CPUStateAndreas Färber
2014-03-13cputlb: Change tlb_flush_page() argument to CPUStateAndreas Färber
2014-03-13exec: Change cpu_abort() argument to CPUStateAndreas Färber
2014-03-13translate-all: Change cpu_restore_state() argument to CPUStateAndreas Färber
2014-03-13cpu-exec: Change cpu_loop_exit() argument to CPUStateAndreas Färber
2014-03-13exec: Change tlb_fill() argument to CPUStateAndreas Färber
2014-03-13cpu: Move breakpoints field from CPU_COMMON to CPUStateAndreas Färber
2014-03-13cpu: Move exception_index field from CPU_COMMON to CPUStateAndreas Färber
2014-03-13cpu: Turn cpu_handle_mmu_fault() into a CPUClass hookAndreas Färber
2014-03-13cpu: Turn cpu_has_work() into a CPUClass hookAndreas Färber
2014-02-10target-mips: add user-mode FR switch support for MIPS32r5Petar Jovanovic
2014-02-10target-mips: add support for CP0_Config5Petar Jovanovic
2014-02-10target-mips: add support for CP0_Config4Petar Jovanovic
2014-02-10target-mips: add CPU definition for MIPS32R5Petar Jovanovic
2013-12-21target-mips: Use new qemu_ld/st opcodesAurelien Jarno
2013-12-09target-mips: Use macro ARRAY_SIZE where possibleStefan Weil
2013-12-09target-mips: fix 64-bit FPU config for user-mode emulationPetar Jovanovic
2013-12-02misc: Replace 'struct QEMUTimer' by 'QEMUTimer'Stefan Weil
2013-10-11Merge remote-tracking branch 'rth/tcg-pull' into stagingAnthony Liguori
2013-10-10tcg: Remove stray semi-colons from target-*/helper.hRichard Henderson
2013-10-10tcg: Move helper registration into tcg_context_initRichard Henderson
2013-10-07cpu: Drop cpu_model_str from CPU_COMMONAndreas Färber
2013-09-03cpu: Use QTAILQ for CPU listAndreas Färber
2013-09-02tcg: Change tcg_gen_exit_tb argument to uintptr_tRichard Henderson
2013-08-28target-mips: fix get_physical_address() #if 0 build errorJames Hogan
2013-08-06target-mips: fix decoding of microMIPS POOL32Axf instructionsLeon Alrae
2013-08-03target-mips: fix 34Kf configuration for DSP ASEYongbok Kim
2013-07-29cpu: Partially revert "cpu: Change qemu_init_vcpu() argument to CPUState"Andreas Färber
2013-07-29target-mips: fix mipsdsp_mul_q31_q31Petar Jovanovic
2013-07-29target-mips: Remove assignment to a variable which is never usedStefan Weil
2013-07-29target-mips: fix mipsdsp_trunc16_sat16_roundPetar Jovanovic
2013-07-28target-mips: fix branch in likely delay slot tcg assertJames Hogan
2013-07-28target-mips: fix multiplication in mipsdsp_rndq15_mul_q15_q15Petar Jovanovic
2013-07-27cpu: Introduce CPUClass::gdb_{read,write}_register()Andreas Färber
2013-07-27gdbstub: Replace GET_REG*() macros with gdb_get_reg*() functionsAndreas Färber
2013-07-26target-mips: Move cpu_gdb_{read,write}_register()Andreas Färber
2013-07-26cpu: Introduce CPUState::gdb_num_regs and CPUClass::gdb_num_core_regsAndreas Färber
2013-07-23cpu: Turn cpu_get_phys_page_debug() into a CPUClass hookAndreas Färber
2013-07-23cpu: Move singlestep_enabled field from CPU_COMMON to CPUStateAndreas Färber
2013-07-23cpu: Introduce CPUClass::synchronize_from_tb() for cpu_pc_from_tb()Andreas Färber
2013-07-23cpu: Introduce CPUClass::set_pc() for gdb_set_cpu_pc()Andreas Färber