aboutsummaryrefslogtreecommitdiff
path: root/target-mips
AgeCommit message (Expand)Author
2013-07-09log: Change log_cpu_state[_mask]() argument to CPUStateAndreas Färber
2013-07-09target-mips: Change gen_intermediate_code_internal() argument to MIPSCPUAndreas Färber
2013-07-09cpu: Make first_cpu and next_cpu CPUStateAndreas Färber
2013-07-09cpu: Drop unnecessary dynamic casts in *_env_get_cpu()Andreas Färber
2013-07-09linux-user: Move cpu_clone_regs() and cpu_set_tls() into linux-userPeter Maydell
2013-06-28cpu: Turn cpu_unassigned_access() into a CPUState hookAndreas Färber
2013-06-28cpu: Change qemu_init_vcpu() argument to CPUStateAndreas Färber
2013-06-28cpu: Turn cpu_dump_{state,statistics}() into CPUState hooksAndreas Färber
2013-05-20linux-user: Save the correct resume address for MIPS signal handlingKwok Cheung Yeung
2013-05-20target-mips: clean-up in BIT_INSVPetar Jovanovic
2013-05-19target-mips: set carry bit correctly in DSPControl registerPetar Jovanovic
2013-05-19target-mips: fix EXTPDP and setting up pos field in the DSPControl regPetar Jovanovic
2013-05-17target-mips: fix incorrect behaviour for EXTPPetar Jovanovic
2013-05-08target-mips: fix incorrect behaviour for INSVPetar Jovanovic
2013-05-08target-mips: add missing check_dspr2 for multiply instructionsPetar Jovanovic
2013-05-03target-mips: fix calculation of overflow for SHLL.PH and SHLL.QBPetar Jovanovic
2013-04-15target-mips: fix mipsdsp_mul_q15_q15 and tests for MAQ_SA_W_PHL/PHRPetar Jovanovic
2013-03-17target-mips: fix rndrashift_short_acc and code for EXTR_ instructionsPetar Jovanovic
2013-03-12cpu: Replace do_interrupt() by CPUClass::do_interrupt methodAndreas Färber
2013-03-12cpu: Pass CPUState to cpu_interrupt()Andreas Färber
2013-03-12exec: Pass CPUState to cpu_reset_interrupt()Andreas Färber
2013-03-12cpu: Move halted and interrupt_request fields to CPUStateAndreas Färber
2013-03-05mips64-linux-user: Enable 64-bit address mode and fpuRichard Henderson
2013-03-05mips-linux-user: Save and restore fpu and dsp from sigcontextRichard Henderson
2013-03-05target-mips: Fix accumulator selection for MIPS16 and microMIPSRichard Sandiford
2013-03-04target-mips: fix DSP overflow macro and affected routinesPetar Jovanovic
2013-03-03gen-icount.h: Rename gen_icount_start/end to gen_tb_start/endPeter Maydell
2013-03-03cpu: Introduce ENV_OFFSET macrosAndreas Färber
2013-02-23target-mips: fix for sign-issue in MULQ_W helperPetar Jovanovic
2013-02-23target-mips: fix for incorrect multiplication with MULQ_S.PHPetar Jovanovic
2013-02-23target-mips: Use mul[us]2 in [D]MULT[U] insnsRichard Henderson
2013-02-16cpu: Add CPUArchState pointer to CPUStateAndreas Färber
2013-02-16target-mips: Move TCG initialization to MIPSCPU initfnAndreas Färber
2013-02-16target-mips: Introduce QOM realizefn for MIPSCPUAndreas Färber
2013-01-31target-mips: enable access to DSP ASE if implementedPetar Jovanovic
2013-01-31target-mips: Unfuse {,N}M{ADD,SUB}.fmtRichard Sandiford
2013-01-31target-mips: Sign-extend the result of LWRRichard Sandiford
2013-01-31target-mips: Fix signedness of loads in MIPS16 RESTOREsRichard Sandiford
2013-01-31target-mips: implement DSP (d)append sub-class with TCGAurelien Jarno
2013-01-31target-mips: use DSP unions for reduction add instructionsAurelien Jarno
2013-01-31target-mips: use DSP unions for unary DSP operatorsAurelien Jarno
2013-01-31target-mips: use DSP unions for binary DSP operatorsAurelien Jarno
2013-01-31target-mips: add unions to access DSP elementsAurelien Jarno
2013-01-31target-mips: generate a reserved instruction exception on CPU without DSPAurelien Jarno
2013-01-31target-mips: copy insn_flags in DisasContextAurelien Jarno
2013-01-31target-mips: fix DSP loads with rd = 0Aurelien Jarno
2013-01-15exec: Return CPUState from qemu_get_cpu()Andreas Färber
2013-01-15cpu: Move cpu_index field to CPUStateAndreas Färber
2013-01-15target-mips: Clean up mips_cpu_map_tc() documentationAndreas Färber
2013-01-15cpu: Move nr_{cores,threads} fields to CPUStateAndreas Färber
generated by cgit v1.2.3 (git 2.26.2) at 2024-11-25 10:59:35 +0000