aboutsummaryrefslogtreecommitdiff
path: root/target-mips
AgeCommit message (Expand)Author
2008-05-06Use TCG for MIPS GPR moves.ths
2008-05-06Fix MIPS64 branches. Funny how this survived testing.ths
2008-05-05Really really revert commit r4343aurel32
2008-05-05Really revert commit r4343aurel32
2008-05-05Don't stop translation for mtc0 compareaurel32
2008-05-04remove target ifdefs from vl.caurel32
2008-05-04Simplify mips branch handling. Retire T2 from use. Use TCG for branches.ths
2008-05-03Fix MIPS MT GPR accesses, thanks Stefan Weil.ths
2008-04-28Factorize code in translate.caurel32
2008-04-11Remove osdep.c/qemu-img code duplicationaurel32
2008-03-29Fix infinite loop when invalidating TLB, by Herve Poussineau.ths
2008-02-12Make MIPS MT implementation more cache friendly.ths
2008-02-01use the TCG code generatorbellard
2008-01-09Fix typo which broke MIPS32R2 64-bit FPU support.ths
2008-01-08Fix broken absoluteness check for cabs.d.*.ths
2008-01-04Handle some more exception types.ths
2008-01-03Fix exception debug output.ths
2007-12-30MIPS COP1X (and related) instructions, by Richard Sandiford.ths
2007-12-28Set FCR0.F64 for MIPS64R2-generic, by Richard Sandiford.ths
2007-12-26De-cruft exception definitions, and implement nicer debug output.ths
2007-12-25Support for VR5432, and some of its special instructions. Original patchths
2007-12-255K and 20K are Release 1 CPUs.ths
2007-12-25Avoid host FPE for overflowing division on MIPS, by Richard Sandiford.ths
2007-12-25Improved PABITS handling, and config register fixes.ths
2007-12-24Update debug code to match new accumulator register layout.ths
2007-12-24Fix CCRes value for 20Kc.ths
2007-12-17MIPS TODO: mention unimplemented system controllers.ths
2007-12-17Update MIPS TODO. The mipsnet failure is caused by a kernel bug.ths
2007-12-09Handle cpu_model in copy_cpu(), by Kirill A. Shutemov.ths
2007-12-02Larger physical address space for 32-bit MIPS.ths
2007-11-26Micro-optimize back-to-back store-load sequences.ths
2007-11-22Optimize the conventional move operation.ths
2007-11-22Fix off-by-one address checks in MIPS64 MMU, by Aurelien Jarno.ths
2007-11-19Add older 4Km variants.ths
2007-11-18Add strict checking mode for softfp code.pbrook
2007-11-18Fix MIPS64 R2 instructions.ths
2007-11-18Use a valid PRid.ths
2007-11-17Fix int/float inconsistencies.pbrook
2007-11-14Introduce 4KEm configuration with fixed MMU mapping. Delete bogus INSN_DSPths
2007-11-10added cpu_model parameter to cpu_init()bellard
2007-11-09Use FORCE_RET, scrap RETURN which was implemented in target-specific code.ths
2007-11-09Move kernel loader parameters from the cpu state to being board specific.ths
2007-11-08Clean out the N32 macros from target-mips, and introduce MIPS ABI specificths
2007-11-08Formatting fix.ths
2007-10-29Adjust s390 addresses (the MSB is defined as "to be ignored").ths
2007-10-29Preliminary MIPS64R2 mode.ths
2007-10-29Fix logic bug which broke TLBL/TLBS handling somewhat.ths
2007-10-29Restrict CP0_PerfCnt to legal values.ths
2007-10-28Implement missing MIPS supervisor mode bits.ths
2007-10-27Add sharable clz/clo inline functions and use them for the mips target.ths