aboutsummaryrefslogtreecommitdiff
path: root/target-mips/translate_init.c
AgeCommit message (Expand)Author
2015-08-13target-mips: update mips32r5-generic into P5600Yongbok Kim
2015-07-15target-mips: fix MIPS64R6-generic configurationYongbok Kim
2015-06-26target-mips: add mips32r6-generic CPU definitionYongbok Kim
2015-06-12target-mips: enable XPA and LPA featuresLeon Alrae
2015-06-12target-mips: remove misleading comments in translate_init.cLeon Alrae
2015-06-11target-mips: add ERETNC instruction and Config5.LLB bitLeon Alrae
2015-06-11target-mips: Misaligned memory accesses for R6Yongbok Kim
2015-06-11target-mips: add Config5.FRE support allowing Status.FR=0 emulationLeon Alrae
2015-03-11target-mips: add missing MSACSR and restore fp_status and hflagsLeon Alrae
2015-02-13target-mips: Make CP0.Status.CU1 read-only for the 5Kc and 5KEc processorsMaciej W. Rozycki
2014-12-16target-mips: Fix formatting in `mips_defs'Maciej W. Rozycki
2014-12-16target-mips: Enable vectored interrupt support for the 74Kf CPUMaciej W. Rozycki
2014-12-16target-mips: Add M14K and M14Kc MIPS32r2 microMIPS processorsMaciej W. Rozycki
2014-12-16target-mips: Add 5KEc and 5KEf MIPS64r2 processorsMaciej W. Rozycki
2014-11-07mips: Set the CP0.Config3.DSP and CP0.Config3.DSP2P bitsMaciej W. Rozycki
2014-11-03target-mips: add MSA support to mips32r5-genericYongbok Kim
2014-11-03target-mips: add msa_reset(), global msa registerYongbok Kim
2014-11-03target-mips: enable features in MIPS64R6-generic CPULeon Alrae
2014-11-03target-mips: add TLBINV supportLeon Alrae
2014-11-03target-mips: update PageGrain and m{t,f}c0 EntryLo{0,1}Leon Alrae
2014-10-14target-mips: define a new generic CPU supporting MIPS64 Release 6 ISALeon Alrae
2014-03-27target-mips: Avoid shifting left into sign bitPeter Maydell
2014-03-13exec: Change cpu_abort() argument to CPUStateAndreas Färber
2014-02-10target-mips: add user-mode FR switch support for MIPS32r5Petar Jovanovic
2014-02-10target-mips: add support for CP0_Config5Petar Jovanovic
2014-02-10target-mips: add support for CP0_Config4Petar Jovanovic
2014-02-10target-mips: add CPU definition for MIPS32R5Petar Jovanovic
2013-08-03target-mips: fix 34Kf configuration for DSP ASEYongbok Kim
2012-10-31target-mips: Add ASE DSP processorsJia Liu
2011-09-06mips: Default to using one VPE and one TC.Edgar E. Iglesias
2011-09-06mips: Enable VInt interrupt mode for the 34KfEdgar E. Iglesias
2011-08-20Use glib memory allocation and free functionsAnthony Liguori
2011-05-08Fix typos in comments (interupt -> interrupt)Stefan Weil
2011-05-06Fix typo in code and commentsStefan Weil
2010-10-30target-xxx: Use fprintf_function (format checking)Stefan Weil
2010-07-31Remove unused constantHervé Poussineau
2010-06-29MIPS: Initial support of fulong mini pc (CPU definition)Huacai Chen
2009-12-17target-mips: No MIPS16 support for 4Kc, 4KEc coresStefan Weil
2009-12-16target-mips: 4Kc, 4KEc cores do not support MIPS16Stefan Weil
2009-12-13target-mips: fix user-mode emulation startupNathan Froyd
2009-12-13target-mips: set Config1.CA for MIPS16-aware CPUsNathan Froyd
2009-11-22target-mips: make CP0_LLAddr register CPU dependentAurelien Jarno
2009-11-14mips: fix cpu_reset memory leakBlue Swirl
2009-10-01Revert "Get rid of _t suffix"Anthony Liguori
2009-10-01Get rid of _t suffixmalc
2009-07-16Update to a hopefully more future proof FSF addressBlue Swirl
2009-03-08target-mips: rename helpers from do_ to helper_aurel32
2009-01-14target-mips: fix indentationaurel32
2009-01-12target-mips: get rid of tests on env->user_mode_onlyaurel32
2009-01-04Update FSF address in GPL/LGPL boilerplateaurel32
generated by cgit v1.2.3 (git 2.26.2) at 2024-11-30 00:21:37 +0000