aboutsummaryrefslogtreecommitdiff
path: root/target-mips/translate.c
AgeCommit message (Expand)Author
2013-12-09target-mips: fix 64-bit FPU config for user-mode emulationPetar Jovanovic
2013-10-11Merge remote-tracking branch 'rth/tcg-pull' into stagingAnthony Liguori
2013-10-10tcg: Move helper registration into tcg_context_initRichard Henderson
2013-10-07cpu: Drop cpu_model_str from CPU_COMMONAndreas Färber
2013-09-02tcg: Change tcg_gen_exit_tb argument to uintptr_tRichard Henderson
2013-08-06target-mips: fix decoding of microMIPS POOL32Axf instructionsLeon Alrae
2013-07-28target-mips: fix branch in likely delay slot tcg assertJames Hogan
2013-07-23cpu: Move singlestep_enabled field from CPU_COMMON to CPUStateAndreas Färber
2013-07-09target-mips: Change gen_intermediate_code_internal() argument to MIPSCPUAndreas Färber
2013-06-28cpu: Turn cpu_dump_{state,statistics}() into CPUState hooksAndreas Färber
2013-05-08target-mips: add missing check_dspr2 for multiply instructionsPetar Jovanovic
2013-03-12cpu: Move halted and interrupt_request fields to CPUStateAndreas Färber
2013-03-05mips64-linux-user: Enable 64-bit address mode and fpuRichard Henderson
2013-03-05target-mips: Fix accumulator selection for MIPS16 and microMIPSRichard Sandiford
2013-03-03gen-icount.h: Rename gen_icount_start/end to gen_tb_start/endPeter Maydell
2013-02-23target-mips: Use mul[us]2 in [D]MULT[U] insnsRichard Henderson
2013-02-16target-mips: Move TCG initialization to MIPSCPU initfnAndreas Färber
2013-02-16target-mips: Introduce QOM realizefn for MIPSCPUAndreas Färber
2013-01-31target-mips: enable access to DSP ASE if implementedPetar Jovanovic
2013-01-31target-mips: Sign-extend the result of LWRRichard Sandiford
2013-01-31target-mips: Fix signedness of loads in MIPS16 RESTOREsRichard Sandiford
2013-01-31target-mips: implement DSP (d)append sub-class with TCGAurelien Jarno
2013-01-31target-mips: generate a reserved instruction exception on CPU without DSPAurelien Jarno
2013-01-31target-mips: copy insn_flags in DisasContextAurelien Jarno
2013-01-31target-mips: fix DSP loads with rd = 0Aurelien Jarno
2013-01-15cpu: Move cpu_index field to CPUStateAndreas Färber
2013-01-01target-mips: Make repl_ph to sign extend to target-longJovanovic, Petar
2012-12-19exec: move include files to include/exec/Paolo Bonzini
2012-12-19build: kill libdis, move disassemblers to disas/Paolo Bonzini
2012-12-08TCG: Use gen_opc_instr_start from context instead of global variable.Evgeny Voevodin
2012-12-08TCG: Use gen_opc_icount from context instead of global variable.Evgeny Voevodin
2012-12-08TCG: Use gen_opc_pc from context instead of global variable.Evgeny Voevodin
2012-11-24target-mips: remove POOL48A from the microMIPS decodingAurelien Jarno
2012-11-24target-mips: Clean up microMIPS32 major opcode陳韋任 (Wei-Ren Chen)
2012-11-24target-mips: Add comments on POOL32Axf encoding陳韋任 (Wei-Ren Chen)
2012-11-17TCG: Use gen_opc_buf from context instead of global variable.Evgeny Voevodin
2012-11-17TCG: Use gen_opc_ptr from context instead of global variable.Evgeny Voevodin
2012-11-15target-mips: fix wrong microMIPS opcode encoding陳韋任 (Wei-Ren Chen)
2012-11-11target-mips: Fix seg fault for LUI when MIPS_DEBUG_DISAS==1.Eric Johnson
2012-11-10disas: avoid using cpu_single_envBlue Swirl
2012-10-31target-mips: use deposit instead of hardcoded versionAurelien Jarno
2012-10-31target-mips: optimize ddiv/ddivu/div/divu with movcondAurelien Jarno
2012-10-31target-mips: implement movn/movz using movcondAurelien Jarno
2012-10-31target-mips: don't use local temps for store conditionalAurelien Jarno
2012-10-31target-mips: implement unaligned loads using TCGAurelien Jarno
2012-10-31target-mips: optimize load operationsAurelien Jarno
2012-10-31target-mips: cleanup load/store operationsAurelien Jarno
2012-10-31target-mips: use the softfloat floatXX_muladd functionsAurelien Jarno
2012-10-31target-mips: do not save CPU state when using retranslationAurelien Jarno
2012-10-31target-mips: correctly restore btarget upon exceptionAurelien Jarno
generated by cgit v1.2.3 (git 2.26.2) at 2024-11-27 03:40:25 +0000