aboutsummaryrefslogtreecommitdiff
path: root/target-mips/op_helper.c
AgeCommit message (Expand)Author
2015-10-30target-mips: add PC, XNP reg numbers to RDHWRYongbok Kim
2015-09-18target-mips: improve exception handlingPavel Dovgaluk
2015-09-18target-mips: Fix RDHWR on CP0.CountAlex Smith
2015-09-11tlb: Add "ifetch" argument to cpu_mmu_index()Benjamin Herrenschmidt
2015-08-13target-mips: Use CPU_LOG_INT for logging related to interruptsRichard Henderson
2015-07-28target-mips: fix offset calculation for InterruptsYongbok Kim
2015-07-15target-mips: correct DERET instructionLeon Alrae
2015-07-15target-mips: fix ASID synchronisation for MIPS MTAurelien Jarno
2015-06-12target-mips: add CP0.PageGrain.ELPA supportLeon Alrae
2015-06-12target-mips: support Page Frame Number Extension fieldLeon Alrae
2015-06-12target-mips: extend selected CP0 registers to 64-bits in MIPS32Leon Alrae
2015-06-11target-mips: add ERETNC instruction and Config5.LLB bitLeon Alrae
2015-06-11target-mips: Misaligned memory accesses for MSAYongbok Kim
2015-06-11target-mips: add Config5.FRE support allowing Status.FR=0 emulationLeon Alrae
2015-02-13target-mips: ll and lld cause AdEL exception for unaligned addressLeon Alrae
2015-01-20target-mips: Don't use _raw load/store accessorsPeter Maydell
2014-12-16target-mips: Add missing calls to synchronise SoftFloat statusMaciej W. Rozycki
2014-12-16target-mips: Also apply the CP0.Status mask to MTTC0Maciej W. Rozycki
2014-12-16target-mips: Fix CP0.Config3.ISAOnExc write accessesMaciej W. Rozycki
2014-12-16target-mips: Correct the writes to Status and Cause registers via gdbstubMaciej W. Rozycki
2014-12-16target-mips: Correct the handling of writes to CP0.Status for MIPSr6Maciej W. Rozycki
2014-12-16target-mips: Restore the order of helpersMaciej W. Rozycki
2014-12-16target-mips: Remove unused `FLOAT_OP' macroMaciej W. Rozycki
2014-12-16target-mips: Make `helper_float_cvtw_s' consistent with the remaining helpersMaciej W. Rozycki
2014-11-03target-mips: add MSA MI10 format instructionsYongbok Kim
2014-11-03target-mips: remove duplicated mips/ieee mapping functionYongbok Kim
2014-11-03target-mips: add MSA defines and data structureYongbok Kim
2014-11-03target-mips: add restrictions for possible values in registersLeon Alrae
2014-11-03target-mips: add BadInstr and BadInstrP supportLeon Alrae
2014-11-03target-mips: add TLBINV supportLeon Alrae
2014-11-03target-mips: update PageGrain and m{t,f}c0 EntryLo{0,1}Leon Alrae
2014-11-03target-mips: add RI and XI fields to TLB entryLeon Alrae
2014-10-24target-mips: add ULL suffix in bitswap to avoid compiler warningLeon Alrae
2014-10-14target-mips/op_helper.c: Remove unused do_lbu() functionPeter Maydell
2014-10-14target-mips: add new Floating Point Comparison instructionsYongbok Kim
2014-10-14target-mips: add new Floating Point instructionsLeon Alrae
2014-10-13target-mips: add ALIGN, DALIGN, BITSWAP and DBITSWAP instructionsYongbok Kim
2014-08-07target-mips: Ignore unassigned accesses with KVMJames Hogan
2014-06-18target-mips: implement UserLocal RegisterPetar Jovanovic
2014-06-05softmmu: introduce cpu_ldst.hPaolo Bonzini
2014-06-05softmmu: commonize helper definitionsPaolo Bonzini
2014-06-05softmmu: move ALIGNED_ONLY to cpu.hPaolo Bonzini
2014-06-05softmmu: make do_unaligned_access a method of CPUPaolo Bonzini
2014-05-28tcg: Invert the inclusion of helper.hRichard Henderson
2014-03-27target-mips: Avoid shifting left into sign bitPeter Maydell
2014-03-13cputlb: Change tlb_flush() argument to CPUStateAndreas Färber
2014-03-13exec: Change cpu_abort() argument to CPUStateAndreas Färber
2014-03-13translate-all: Change cpu_restore_state() argument to CPUStateAndreas Färber
2014-03-13cpu-exec: Change cpu_loop_exit() argument to CPUStateAndreas Färber
2014-03-13exec: Change tlb_fill() argument to CPUStateAndreas Färber
generated by cgit v1.2.3 (git 2.26.2) at 2024-12-22 07:07:28 +0000