aboutsummaryrefslogtreecommitdiff
path: root/target-mips/op.c
AgeCommit message (Expand)Author
2008-06-20Convert unaligned load/store to TCG.ths
2008-06-20Convert vr54xx multiply instructions to TCG.ths
2008-06-19Remove now-dead code.ths
2008-06-19Convert remaining MIPS FP instructions to TCG.ths
2008-06-12Switch the standard multiplication instructions to TCG.ths
2008-06-12Switch bitfield instructions and assorted special ops to TCG.ths
2008-06-12TCGify the simplest FP instructions.ths
2008-06-12TCGify a few more instructions.ths
2008-06-11Call most FP helpers without deroute through op.cths
2008-06-11Switch most MIPS FP load/stores to TCG.ths
2008-06-09Switch remaining CP0 instructions to TCG or helper functions.ths
2008-05-24Fix mov[tf].ps handling for MIPS, by Richard Sandiford.ths
2008-05-23Swithc some MIPS CP0 accesses to TCG.ths
2008-05-23Switch MIPS movf/movt to TCG.ths
2008-05-22Delete dead code.ths
2008-05-22Switch MIPS branch handling to TCG, and clean out pointless wrapperths
2008-05-21Switch MIPS clo/clz and the condition tests to TCG.ths
2008-05-21Switch MIPS movn/movz to TCG.ths
2008-05-18Switch most MIPS logical and arithmetic instructions to TCG.ths
2008-05-07Delete obsolete MIPS dyngen ops.ths
2008-05-06Convert some MIPS load/store instructions to TCG.ths
2008-05-04Simplify mips branch handling. Retire T2 from use. Use TCG for branches.ths
2008-05-03Fix MIPS MT GPR accesses, thanks Stefan Weil.ths
2008-02-12Make MIPS MT implementation more cache friendly.ths
2008-02-01use the TCG code generatorbellard
2007-12-25Support for VR5432, and some of its special instructions. Original patchths
2007-12-25Improved PABITS handling, and config register fixes.ths
2007-11-18Fix MIPS64 R2 instructions.ths
2007-11-17Fix int/float inconsistencies.pbrook
2007-11-09Use FORCE_RET, scrap RETURN which was implemented in target-specific code.ths
2007-11-08Clean out the N32 macros from target-mips, and introduce MIPS ABI specificths
2007-10-29Restrict CP0_PerfCnt to legal values.ths
2007-10-28Implement missing MIPS supervisor mode bits.ths
2007-10-27Add sharable clz/clo inline functions and use them for the mips target.ths
2007-10-26The other half of the mul64 rework. Sorry for the breakage, I committedths
2007-10-24Force proper sign extension for mfc0/mfhc0 on MIPS64.ths
2007-10-23Fix writable length of the index register.ths
2007-10-23Fix CLO calculation for MIPS64. And a small code cleanup.ths
2007-10-09Use always_inline in the MIPS support where applicable.ths
2007-09-30Code provision for n32/n64 mips userland emulation. Not functional yet.ths
2007-09-26hflags computation cleanup, by Aurelien Jarno.ths
2007-09-25Timer start/stop implementation, by Aurelien Jarno.ths
2007-09-25Optimise instructions accessing CP0, by Aurelien Jarno.ths
2007-09-24Per-CPU instruction decoding implementation, by Aurelien Jarno.ths
2007-09-16find -type f | xargs sed -i 's/[\t ]$//g' # on most filesths
2007-09-06Partial support for 34K multithreading, not functional yet.ths
2007-08-26Disable 64-bit instructions on 32-bit CPU, by Aurelien Jarno.ths
2007-06-25MIPS64 improvements, based on a patch by Aurelien Jarno.ths
2007-06-23Handle MIPS64 SEGBITS value correctly.ths
2007-06-22Fix write to K0 bits in Config0, by Aurelien Jarno.ths