aboutsummaryrefslogtreecommitdiff
path: root/target-mips/cpu.h
AgeCommit message (Expand)Author
2016-05-19cpu: move exec-all.h inclusion out of cpu.hPaolo Bonzini
2016-05-19mips: move CP0 functions out of cpu.hPaolo Bonzini
2016-05-19qemu-common: push cpu.h inclusion out of qemu-common.hPaolo Bonzini
2016-05-19target-mips: make cpu-qom.h not target specificPaolo Bonzini
2016-05-12tb: consistently use uint32_t for tb->flagsEmilio G. Cota
2016-03-30target-mips: add MAAR, MAARI registerYongbok Kim
2016-03-30target-mips: make ITC Configuration Tags accessible to the CPULeon Alrae
2016-03-30hw/mips: implement ITC Configuration Tags and Storage CellsLeon Alrae
2016-03-30hw/mips_malta: add CPS to Malta boardLeon Alrae
2016-03-30target-mips: add CMGCRBase registerYongbok Kim
2016-03-23target-mips: indicate presence of IEEE 754-2008 FPU in R6/R5+MSA CPUsLeon Alrae
2016-02-26target-mips: implement R6 multi-threadingYongbok Kim
2016-02-23all: Clean up includesPeter Maydell
2016-02-19target-mips: Stop using uint_fast*_t types in r4k_tlb_t structPeter Maydell
2016-01-23target-mips/cpu.h: Fix spell errorDongxue Zhang
2015-11-24target-mips: flush QEMU TLB when disabling 64-bit addressingLeon Alrae
2015-10-30target-mips: add PC, XNP reg numbers to RDHWRYongbok Kim
2015-10-29target-mips: update writing to CP0.Status.KX/SX/UX in MIPS Release R6Leon Alrae
2015-10-29target-mips: move the test for enabled interrupts to a separate functionLeon Alrae
2015-10-07target-*: Drop cpu_gen_code defineRichard Henderson
2015-10-07target-mips: Add delayed branch state to insn_startRichard Henderson
2015-09-25mips: Remove ELF_MACHINE from cpu.hPeter Crosthwaite
2015-09-18target-mips: improve exception handlingPavel Dovgaluk
2015-09-11tlb: Add "ifetch" argument to cpu_mmu_index()Benjamin Herrenschmidt
2015-08-13target-mips: update mips32r5-generic into P5600Yongbok Kim
2015-07-09cpu-exec: Purge all uses of ENV_GET_CPU()Peter Crosthwaite
2015-06-12target-mips: add MTHC0 and MFHC0 instructionsLeon Alrae
2015-06-12target-mips: add CP0.PageGrain.ELPA supportLeon Alrae
2015-06-12target-mips: extend selected CP0 registers to 64-bits in MIPS32Leon Alrae
2015-06-11target-mips: add ERETNC instruction and Config5.LLB bitLeon Alrae
2015-06-11target-mips: add Config5.FRE support allowing Status.FR=0 emulationLeon Alrae
2015-03-11Merge remote-tracking branch 'remotes/lalrae/tags/mips-20150311' into stagingPeter Maydell
2015-03-11target-mips: add missing MSACSR and restore fp_status and hflagsLeon Alrae
2015-03-11target-mips: replace cpu_save/cpu_load with VMStateDescriptionLeon Alrae
2015-03-10cpu: Make cpu_init() return QOM CPUState objectEduardo Habkost
2015-01-20exec.c: Drop TARGET_HAS_ICE define and checksPeter Maydell
2014-12-16target-mips: Add missing calls to synchronise SoftFloat statusMaciej W. Rozycki
2014-12-16target-mips: Correct 32-bit address space wrappingMaciej W. Rozycki
2014-12-16target-mips: Tighten ISA level checksMaciej W. Rozycki
2014-12-16target-mips: Correct the writes to Status and Cause registers via gdbstubMaciej W. Rozycki
2014-12-16target-mips: Make CP0.Config4 and CP0.Config5 registers signedMaciej W. Rozycki
2014-11-07mips: Add macros for CP0.Config3 and CP0.Config4 bitsMaciej W. Rozycki
2014-11-03target-mips: remove duplicated mips/ieee mapping functionYongbok Kim
2014-11-03target-mips: add MSA defines and data structureYongbok Kim
2014-11-03target-mips: CP0_Status.CU0 no longer allows the user to access CP0Leon Alrae
2014-11-03target-mips: implement forbidden slotLeon Alrae
2014-11-03target-mips: add Config5.SBRILeon Alrae
2014-11-03target-mips: update cpu_save/cpu_load to support new registersLeon Alrae
2014-11-03target-mips: add BadInstr and BadInstrP supportLeon Alrae
2014-11-03target-mips: add TLBINV supportLeon Alrae