index
:
slackcoder/qemu
master
QEMU is a generic and open source machine & userspace emulator and virtualizer
Mirror
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target-i386
Age
Commit message (
Expand
)
Author
2008-05-21
convert eflags manipulation insns to TCG
bellard
2008-05-21
convert remaining segment handling to TCG
bellard
2008-05-21
converted LSL/LAR/VERW/VERR to TCG - force 16 bit memory access for LSL/LAR
bellard
2008-05-21
suppressed no longer used ops
bellard
2008-05-21
converted INTO/CMPXCHG8B to TCG
bellard
2008-05-21
converted BCD ops to TCG
bellard
2008-05-21
converted MUL/IMUL to TCG
bellard
2008-05-18
converted string OPs and LOOP insns to TCG
bellard
2008-05-18
fixed INC/DEC condition codes
bellard
2008-05-17
converted sign extension ops to TCG
bellard
2008-05-17
MONITOR insn address generation fix - converted XLAT to TCG
bellard
2008-05-17
BSR/BSF TCG conversion
bellard
2008-05-17
converted bit test operations to TCG
bellard
2008-05-17
moved eflags computation outside op.c
bellard
2008-05-17
converted adc, sbb, cmpxchg to TCG
bellard
2008-05-17
converted condition code supprot to TCG - converted shift ops to TCG
bellard
2008-05-15
converted more helpers to TCG - fixed some SVM issues
bellard
2008-05-13
i386 specific TODO
bellard
2008-05-12
compilation fix
bellard
2008-05-12
converted more helpers to TCG
bellard
2008-05-12
removed unused code
bellard
2008-05-12
FPU fixes
bellard
2008-05-12
converted x87 FPU ops to TCG
bellard
2008-05-12
converted SSE/MMX ops to TCG
bellard
2008-05-12
use TCG for MMX/SSE memory accesses
bellard
2008-05-12
char is only for strings
bellard
2008-05-10
no need to define global registers in cpu-exec.c
bellard
2008-05-04
Correctly save and restore env->a20_mask now that it is a 64-bit
aurel32
2008-05-04
remove target ifdefs from vl.c
aurel32
2008-04-28
Factorize code in translate.c
aurel32
2008-04-27
Use correct types to enable > 2G support, based on a patch from
aurel32
2008-04-22
Fix PHYS_ADDR_MASK: upper bits of a PTE are reserved so they are 52 bits
aurel32
2008-04-22
x86/x86-64 MMU PAE fixes
aurel32
2008-04-13
x86: Introduce CPU_INTERRUPT_NMI
aurel32
2008-04-11
Remove osdep.c/qemu-img code duplication
aurel32
2008-04-11
Remove unused phys_ram_base definition from target-i386/helper.c.
aurel32
2008-04-09
Check for 3DNow! CPUID at translation time
aurel32
2008-04-08
Fix typo in x86 CPU definitions introduced in r4181
aurel32
2008-04-08
Remove hardcoded values in x86 CPU definitions
aurel32
2008-04-08
3DNow! instruction set emulation
aurel32
2008-03-28
x86-64: recompute DF after eflags has been modified when emulating SYSCALL
aurel32
2008-03-09
Fix some functions declared () rather than (void) (Ian Jackson)
blueswir1
2008-02-24
More helper types, rearrange generic definitions
blueswir1
2008-02-03
Add TCG variable opaque type.
pbrook
2008-02-03
NMI and INTR events injection should not be handled as software interrupts (B...
balrog
2008-02-03
Make SVM env->cr[8] a valid register (patch from TeLeMan).
balrog
2008-02-01
use the TCG code generator
bellard
2007-12-24
Correct the max cpuid level for each x86 cpu model (Dan Kenigsberg).
balrog
2007-12-24
SVM enabled processor should provide cpuid Fn8000_000A (Bernhard Kauer).
balrog
2007-12-24
Fix cmpxchg8b translation (Bernhard Kauer).
balrog
[prev]
[next]