aboutsummaryrefslogtreecommitdiff
path: root/target-cris/op_helper.c
AgeCommit message (Expand)Author
2011-06-26cpu_loop_exit: avoid using AREG0Blue Swirl
2011-04-20Remove unused function parameter from cpu_restore_stateStefan Weil
2010-10-07cris: Consider the TLB valid bit on writes to the TLBEdgar E. Iglesias
2010-02-15crisv10: Always clear the V and C flags on btst.Edgar E. Iglesias
2009-07-16Update to a hopefully more future proof FSF addressBlue Swirl
2009-05-13Include assert.h from qemu-common.hPaul Brook
2009-01-15Convert references to logfile/loglevel to use qemu_log*() macrosaliguori
2009-01-15Clean up debugging code #ifdefs (Eduardo Habkost)aliguori
2009-01-07CRIS: Purify some of the flag evaluation helpers.edgar_igl
2009-01-07CRIS: Use a helper for lz.edgar_igl
2009-01-07CRIS: Speedup btst by using a helper.edgar_igl
2009-01-07CRIS: Slight performance improvement for flag evaluation.edgar_igl
2009-01-04Update FSF address in GPL/LGPL boilerplateaurel32
2008-12-29CRIS: Remove CRIS specific do_unassigned_access.edgar_igl
2008-12-07Remove FORCE_RET() and RETURN()aurel32
2008-10-07CRIS: Fix brk 8 and add S-flag emulation.edgar_igl
2008-10-06Show size for unassigned accesses (Robert Reif)blueswir1
2008-09-22CRIS: Improve ASID related TLB flushes.edgar_igl
2008-07-03Convert remaining __builtin_expect to likely/unlikely, by Jan Kiszka.ths
2008-06-30CRIS: Correct writes to TLB hi.edgar_igl
2008-06-09CRIS: Support RFN insn.edgar_igl
2008-06-08Remove dead and bitrotten "qemu-fast" code.pbrook
2008-06-06Correct P flag assertion in rfe.edgar_igl
2008-05-27CRIS: Restructure the translator to allow for better code generation.edgar_igl
2008-05-25Fix off-by-one unwinding error.pbrook
2008-05-13CRIS: Improve TLB management and handle delayslots at page boundaries.edgar_igl
2008-05-07CRIS: More TCG conversion.edgar_igl
2008-05-06CRIS MMU Updatesedgar_igl
2008-05-02CRIS updates:edgar_igl
2008-03-14Model more parts of the ETRAX mmu (still alot missing).edgar_igl
2007-11-11fixed invalid typebellard
2007-10-29Adjust s390 addresses (the MSB is defined as "to be ignored").ths
2007-10-14Replace is_user variable with mmu_idx in softmmu core,j_mayer
2007-10-08The remainder of CRIS CPU emulation files, by Edgar E. Iglesias.ths
generated by cgit v1.2.3 (git 2.26.2) at 2024-11-27 14:33:07 +0000