Age | Commit message (Expand) | Author |
2016-06-07 | virtio: move bi-endian target support to a single location | Greg Kurz |
2016-06-06 | target-arm: Fix TTBR selecting logic on AArch32 Stage 2 translation | Sergey Sorokin |
2016-06-06 | target-arm: Don't try to set ESR IL bit in arm_cpu_do_interrupt_aarch64() | Peter Maydell |
2016-06-06 | target-arm: Set IL bit in syndromes for insn abort, watchpoint, swstep | Peter Maydell |
2016-06-06 | target-arm: A64: Create Instruction Syndromes for Data Aborts | Edgar E. Iglesias |
2016-06-06 | target-arm: Add the HSTR_EL2 register | Alistair Francis |
2016-05-19 | cpu: move exec-all.h inclusion out of cpu.h | Paolo Bonzini |
2016-05-19 | hw: explicitly include qemu/log.h | Paolo Bonzini |
2016-05-19 | arm: move arm_log_exception into .c file | Paolo Bonzini |
2016-05-19 | qemu-common: push cpu.h inclusion out of qemu-common.h | Paolo Bonzini |
2016-05-19 | hw: move CPU state serialization to migration/cpu.h | Paolo Bonzini |
2016-05-19 | target-arm: make cpu-qom.h not target specific | Paolo Bonzini |
2016-05-19 | cpu: make cpu-qom.h only include-able from cpu.h | Paolo Bonzini |
2016-05-12 | tcg: Allow goto_tb to any target PC in user mode | Sergey Fedorov |
2016-05-12 | tcg: Clean up direct block chaining safety checks | Sergey Fedorov |
2016-05-12 | tb: consistently use uint32_t for tb->flags | Emilio G. Cota |
2016-05-12 | target-arm: Avoid unnecessary TLB flush on TCR_EL2, TCR_EL3 writes | Peter Maydell |
2016-05-12 | ARM: Factor out ARM on/off PSCI control functions | Jean-Christophe DUBOIS |
2016-05-12 | target-arm/translate-a64.c: Unify some of the ldst_reg decoding | Edgar E. Iglesias |
2016-05-12 | target-arm/translate-a64.c: Use extract32 in disas_ldst_reg_imm9 | Edgar E. Iglesias |
2016-05-12 | target-arm: Split data abort syndrome generator | Peter Maydell |
2016-05-12 | target-arm: Fix descriptor address masking in ARM address translation | Sergey Sorokin |
2016-05-12 | target-arm: Stage 2 permission fault was fixed in AArch32 state | Sergey Sorokin |
2016-04-04 | target-arm: Make the 64-bit version of VTCR do the migration | Peter Maydell |
2016-04-04 | target-arm: Remove incorrect ALIAS tags from ESR_EL2 and ESR_EL3 | Peter Maydell |
2016-04-04 | target-arm: Correctly reset SCTLR_EL3 for 64-bit CPUs | Peter Maydell |
2016-03-30 | arm: implement query-gic-capabilities | Peter Xu |
2016-03-30 | arm: enhance kvm_arm_create_scratch_host_vcpu | Peter Xu |
2016-03-30 | arm: qmp: add query-gic-capabilities interface | Peter Xu |
2016-03-22 | target-arm: dfilter support for in_asm | Alex Bennée |
2016-03-22 | util: move declarations out of qemu-common.h | Veronia Bahaa |
2016-03-22 | include/qemu/osdep.h: Don't include qapi/error.h | Markus Armbruster |
2016-03-16 | target-arm: Fix translation level on early translation faults | Sergey Sorokin |
2016-03-16 | target-arm: Implement MRS (banked) and MSR (banked) instructions | Peter Maydell |
2016-03-04 | target-arm: Only trap SRS from S-EL1 if specified mode is MON | Ralf-Philipp Weinmann |
2016-03-04 | target-arm: implement BE32 mode in system emulation | Paolo Bonzini |
2016-03-04 | target-arm: implement setend | Paolo Bonzini |
2016-03-04 | target-arm: introduce tbflag for endianness | Peter Crosthwaite |
2016-03-04 | target-arm: a64: Add endianness support | Peter Crosthwaite |
2016-03-04 | target-arm: introduce disas flag for endianness | Paolo Bonzini |
2016-03-04 | target-arm: pass DisasContext to gen_aa32_ld*/st* | Paolo Bonzini |
2016-03-04 | target-arm: implement SCTLR.EE | Peter Crosthwaite |
2016-03-04 | linux-user: arm: handle CPSR.E correctly in strex emulation | Paolo Bonzini |
2016-03-04 | arm: cpu: handle BE32 user-mode as BE | Peter Crosthwaite |
2016-03-04 | target-arm: cpu: Move cpu_is_big_endian to header | Peter Crosthwaite |
2016-03-04 | target-arm: implement SCTLR.B, drop bswap_code | Paolo Bonzini |
2016-03-04 | target-arm: Correct handling of writes to CPSR mode bits from gdb in usermode | Peter Maydell |
2016-03-01 | tcg: Add type for vCPU pointers | Lluís Vilanova |
2016-02-26 | target-arm: Make reserved ranges in ID_AA64* spaces RAZ, not UNDEF | Peter Maydell |
2016-02-26 | target-arm: Mark CNTHP_TVAL_EL2 as ARM_CP_NO_RAW | Edgar E. Iglesias |