index
:
slackcoder/qemu
master
QEMU is a generic and open source machine & userspace emulator and virtualizer
Mirror
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target-arm
Age
Commit message (
Expand
)
Author
2014-06-05
softmmu: introduce cpu_ldst.h
Paolo Bonzini
2014-06-05
target-arm: move arm_*_code to a separate file
Paolo Bonzini
2014-06-05
softmmu: commonize helper definitions
Paolo Bonzini
2014-05-28
tcg: Invert the inclusion of helper.h
Richard Henderson
2014-05-27
target-arm: A64: Register VBAR_EL3
Edgar E. Iglesias
2014-05-27
target-arm: A64: Register VBAR_EL2
Edgar E. Iglesias
2014-05-27
target-arm: Make vbar_write writeback to any CPREG
Edgar E. Iglesias
2014-05-27
target-arm: A64: Generalize update_spsel for the various ELs
Edgar E. Iglesias
2014-05-27
target-arm: A64: Generalize ERET to various ELs
Edgar E. Iglesias
2014-05-27
target-arm: A64: Trap ERET from EL0 at translation time
Edgar E. Iglesias
2014-05-27
target-arm: A64: Forbid ERET to higher or unimplemented ELs
Edgar E. Iglesias
2014-05-27
target-arm: Register EL3 versions of ELR and SPSR
Edgar E. Iglesias
2014-05-27
target-arm: Register EL2 versions of ELR and SPSR
Edgar E. Iglesias
2014-05-27
target-arm: Add a feature flag for EL3
Edgar E. Iglesias
2014-05-27
target-arm: Add a feature flag for EL2
Edgar E. Iglesias
2014-05-27
target-arm: A64: Introduce aarch64_banked_spsr_index()
Edgar E. Iglesias
2014-05-27
target-arm: Add SPSR entries for EL2/HYP and EL3/MON
Edgar E. Iglesias
2014-05-27
target-arm: A64: Add ELR entries for EL2 and 3
Edgar E. Iglesias
2014-05-27
target-arm: A64: Add SP entries for EL2 and 3
Edgar E. Iglesias
2014-05-27
target-arm: c12_vbar -> vbar_el[]
Edgar E. Iglesias
2014-05-27
target-arm: Make esr_el1 an array
Edgar E. Iglesias
2014-05-27
target-arm: Make elr_el1 an array
Edgar E. Iglesias
2014-05-27
target-arm: Use a 1:1 mapping between EL and MMU index
Edgar E. Iglesias
2014-05-27
target-arm: A32: Use get_mem_index for load/stores
Edgar E. Iglesias
2014-05-27
target-arm/translate.c: Use get_mem_index() for SRS memory accesses
Peter Maydell
2014-05-27
target-arm/translate.c: Clean up mmu index handling for ldrt/strt
Peter Maydell
2014-05-27
target-arm: Move get_mem_index to translate.h
Edgar E. Iglesias
2014-05-27
target-arm: implement CPACR register logic for ARMv7
Fabian Aggeler
2014-05-27
target-arm: Fix segfault on startup when KVM enabled
Christoffer Dall
2014-05-15
Merge remote-tracking branch 'remotes/pmaydell/tags/pull-target-arm-20140513'...
Peter Maydell
2014-05-13
target-arm/helper.c: Don't flush the TLB if SCTLR is rewritten unchanged
Peter Maydell
2014-05-13
savevm: Remove all the unneeded version_minimum_id_old (arm)
Juan Quintela
2014-05-13
kvm: reset state from the CPU's reset method
Paolo Bonzini
2014-05-05
vmstate: s/VMSTATE_INT32_LE/VMSTATE_INT32_POSITIVE_LE/
Michael S. Tsirkin
2014-05-01
target-arm: Correct a comment refering to EL0
Edgar E. Iglesias
2014-05-01
target-arm: A64: Fix a typo when declaring TLBI ops
Edgar E. Iglesias
2014-05-01
target-arm: A64: Handle blr lr
Edgar E. Iglesias
2014-05-01
target-arm: Make vbar_write 64bit friendly on 32bit hosts
Edgar E. Iglesias
2014-05-01
target-arm: implement WFE/YIELD as a yield for AArch64
Rob Herring
2014-05-01
target-arm: Implement XScale cache lockdown operations as NOPs
Peter Maydell
2014-04-17
target-arm: A64: fix unallocated test of scalar SQXTUN
Alex Bennée
2014-04-17
arm: translate.c: Fix smlald Instruction
Peter Crosthwaite
2014-04-17
target-arm/gdbstub64.c: remove useless 'break' statement.
Chen Gang
2014-04-17
target-arm: Dump 32-bit CPU state if 64 bit CPU is in AArch32
Peter Maydell
2014-04-17
target-arm: Handle the CPU being in AArch32 mode in the AArch64 set_pc
Peter Maydell
2014-04-17
target-arm: Make Cortex-A15 CBAR read-only
Peter Maydell
2014-04-17
target-arm: Implement CBAR for Cortex-A57
Peter Maydell
2014-04-17
target-arm: Implement Cortex-A57 implementation-defined system registers
Peter Maydell
2014-04-17
target-arm: Implement RVBAR register
Peter Maydell
2014-04-17
target-arm: Implement AArch64 address translation operations
Peter Maydell
[next]