aboutsummaryrefslogtreecommitdiff
path: root/target-arm
AgeCommit message (Expand)Author
2012-06-20target-arm: initial coprocessor register frameworkPeter Maydell
2012-06-20target-arm: Fix 11MPCore cache type register valuePeter Maydell
2012-06-07build: move other target-*/ objects to nested Makefile.objsPaolo Bonzini
2012-06-07build: move libobj-y variable to nested Makefile.objsPaolo Bonzini
2012-06-07build: move obj-TARGET-y variables to nested Makefile.objsPaolo Bonzini
2012-06-04Kill off cpu_state_reset()Andreas Färber
2012-06-04target-arm: Use cpu_reset() in cpu_arm_init()Andreas Färber
2012-05-10target-arm/cpu.h: Make cpu_init("nonexistent cpu") return NULLPeter Maydell
2012-05-10target-arm: When setting FPSCR.QC, don't clear other FPSCR bitsMatt Craighead
2012-04-27target-arm: Make SETEND respect bswap_code (BE8) settingPeter Maydell
2012-04-27target-arm: Move A9 config_base_address reset value to ARMCPUPeter Maydell
2012-04-27target-arm: Change cpu_arm_init() return type to ARMCPUAndreas Färber
2012-04-21target-arm: Move reset handling to arm_cpu_resetPeter Maydell
2012-04-21target-arm: Drop cpu_reset_model_id()Peter Maydell
2012-04-21target-arm: Move cache ID register setup to cpu specific init fnsPeter Maydell
2012-04-21target-arm: Move OMAP cp15_i_{max,min} reset to cpu_state_resetPeter Maydell
2012-04-21target-arm: Move feature register setup to per-CPU init fnsPeter Maydell
2012-04-21target-arm: Move iWMMXT wCID reset to cpu_state_resetPeter Maydell
2012-04-21target-arm: Drop JTAG_ID documentationPeter Maydell
2012-04-21target-arm: Move SCTLR reset value setup to per cpu init fnsPeter Maydell
2012-04-21target-arm: Move CTR setup to per cpu init fnsPeter Maydell
2012-04-21target-arm: Move MVFR* setup to per cpu init fnsPeter Maydell
2012-04-21target-arm: Move FPSID config to cpu init fnsPeter Maydell
2012-04-21target-arm: Move feature bit settings to CPU init fnsPeter Maydell
2012-04-21target-arm: Add QOM subclasses for each ARM cpu implementationPeter Maydell
2012-04-21target-arm: remind to keep arm features in sync with linux-user/elfload.cBenoit Canet
2012-04-14Use uintptr_t for various op related functionsBlue Swirl
2012-04-06Userspace ARM BE8 supportPaul Brook
2012-03-30ARM: Permit any ARMv6K CPU to read the MVFR0 and MVFR1 VFP registers.Andrew Towers
2012-03-29target-arm: Minimalistic CPU QOM'ificationAndreas Färber
2012-03-29target-arm: Drop cpu_arm_close()Andreas Färber
2012-03-15target-arm: Decode SETEND correctly in ThumbPeter Maydell
2012-03-15target-arm: Clear IT bits when taking exceptions in v7MPeter Maydell
2012-03-15target-arm: Fix typo in ARM946 cp15 c5 handlingPeter Maydell
2012-03-14Rename CPUState -> CPUArchStateAndreas Färber
2012-03-14target-arm: Don't overuse CPUStateAndreas Färber
2012-03-14Rename cpu_reset() to cpu_state_reset()Andreas Färber
2012-02-28target-arm: Clean includesStefan Weil
2012-02-17target-arm/helper.c: tb_flush() on CPU resetPeter Maydell
2012-02-17target-arm/helper.c: Correct FPSID value for Cortex-A9Peter Maydell
2012-01-25Add Cortex-A15 CPU definitionPeter Maydell
2012-01-25Add dummy implementation of generic timer cp15 registersPeter Maydell
2012-01-25arm: store the config_base_register during cpu_resetMark Langsdorf
2012-01-25target-arm/helper.c: Don't assume softfloat int32 is 32 bits onlyPeter Maydell
2012-01-25target-arm: Fix implementation of TLB invalidate operationsPeter Maydell
2012-01-13arm: Add dummy support for co-processor 15's secure config registerRob Herring
2012-01-13target-arm: Fix errors in decode of M profile CPSPeter Maydell
2012-01-05arm: add dummy A9-specific cp15 registersMark Langsdorf
2012-01-05target-arm: Ignore attempts to set invalid modes in CPSRPeter Maydell
2012-01-05target-arm: Don't use cpu_single_env in bank_number()Peter Maydell
generated by cgit v1.2.3 (git 2.26.2) at 2024-12-21 04:03:01 +0000