index
:
slackcoder/qemu
master
QEMU is a generic and open source machine & userspace emulator and virtualizer
Mirror
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target-arm
Age
Commit message (
Expand
)
Author
2016-05-12
target-arm: Avoid unnecessary TLB flush on TCR_EL2, TCR_EL3 writes
Peter Maydell
2016-05-12
ARM: Factor out ARM on/off PSCI control functions
Jean-Christophe DUBOIS
2016-05-12
target-arm/translate-a64.c: Unify some of the ldst_reg decoding
Edgar E. Iglesias
2016-05-12
target-arm/translate-a64.c: Use extract32 in disas_ldst_reg_imm9
Edgar E. Iglesias
2016-05-12
target-arm: Split data abort syndrome generator
Peter Maydell
2016-05-12
target-arm: Fix descriptor address masking in ARM address translation
Sergey Sorokin
2016-05-12
target-arm: Stage 2 permission fault was fixed in AArch32 state
Sergey Sorokin
2016-04-04
target-arm: Make the 64-bit version of VTCR do the migration
Peter Maydell
2016-04-04
target-arm: Remove incorrect ALIAS tags from ESR_EL2 and ESR_EL3
Peter Maydell
2016-04-04
target-arm: Correctly reset SCTLR_EL3 for 64-bit CPUs
Peter Maydell
2016-03-30
arm: implement query-gic-capabilities
Peter Xu
2016-03-30
arm: enhance kvm_arm_create_scratch_host_vcpu
Peter Xu
2016-03-30
arm: qmp: add query-gic-capabilities interface
Peter Xu
2016-03-22
target-arm: dfilter support for in_asm
Alex Bennée
2016-03-22
util: move declarations out of qemu-common.h
Veronia Bahaa
2016-03-22
include/qemu/osdep.h: Don't include qapi/error.h
Markus Armbruster
2016-03-16
target-arm: Fix translation level on early translation faults
Sergey Sorokin
2016-03-16
target-arm: Implement MRS (banked) and MSR (banked) instructions
Peter Maydell
2016-03-04
target-arm: Only trap SRS from S-EL1 if specified mode is MON
Ralf-Philipp Weinmann
2016-03-04
target-arm: implement BE32 mode in system emulation
Paolo Bonzini
2016-03-04
target-arm: implement setend
Paolo Bonzini
2016-03-04
target-arm: introduce tbflag for endianness
Peter Crosthwaite
2016-03-04
target-arm: a64: Add endianness support
Peter Crosthwaite
2016-03-04
target-arm: introduce disas flag for endianness
Paolo Bonzini
2016-03-04
target-arm: pass DisasContext to gen_aa32_ld*/st*
Paolo Bonzini
2016-03-04
target-arm: implement SCTLR.EE
Peter Crosthwaite
2016-03-04
linux-user: arm: handle CPSR.E correctly in strex emulation
Paolo Bonzini
2016-03-04
arm: cpu: handle BE32 user-mode as BE
Peter Crosthwaite
2016-03-04
target-arm: cpu: Move cpu_is_big_endian to header
Peter Crosthwaite
2016-03-04
target-arm: implement SCTLR.B, drop bswap_code
Paolo Bonzini
2016-03-04
target-arm: Correct handling of writes to CPSR mode bits from gdb in usermode
Peter Maydell
2016-03-01
tcg: Add type for vCPU pointers
Lluís Vilanova
2016-02-26
target-arm: Make reserved ranges in ID_AA64* spaces RAZ, not UNDEF
Peter Maydell
2016-02-26
target-arm: Mark CNTHP_TVAL_EL2 as ARM_CP_NO_RAW
Edgar E. Iglesias
2016-02-26
target-arm: Implement MDCR_EL3.TPM and MDCR_EL2.TPM traps
Peter Maydell
2016-02-26
target-arm: Fix handling of SDCR for 32-bit code
Peter Maydell
2016-02-26
target-arm: Make Monitor->NS PL1 mode changes illegal if HCR.TGE is 1
Peter Maydell
2016-02-26
target-arm: Make mode switches from Hyp via CPS and MRS illegal
Peter Maydell
2016-02-26
target-arm: In v8, make illegal AArch32 mode changes set PSTATE.IL
Peter Maydell
2016-02-26
target-arm: Forbid mode switch to Mon from Secure EL1
Peter Maydell
2016-02-26
target-arm: Add Hyp mode checks to bad_mode_switch()
Peter Maydell
2016-02-26
target-arm: Add comment about not implementing NSACR.RFR
Peter Maydell
2016-02-26
target-arm: In cpsr_write() ignore mode switches from User mode
Peter Maydell
2016-02-26
target-arm: Raw CPSR writes should skip checks and bank switching
Peter Maydell
2016-02-26
target-arm: Add write_type argument to cpsr_write()
Peter Maydell
2016-02-26
target-arm: Give CPSR setting on 32-bit exception return its own helper
Peter Maydell
2016-02-23
all: Clean up includes
Peter Maydell
2016-02-18
target-arm: Add PMUSERENR_EL0 register
Alistair Francis
2016-02-18
target-arm: Add the pmovsclr_el0 and pmintenclr_el1 registers
Alistair Francis
2016-02-18
target-arm: Add the pmceid0 and pmceid1 registers
Alistair Francis
[prev]
[next]