aboutsummaryrefslogtreecommitdiff
path: root/target-arm/translate-a64.c
AgeCommit message (Expand)Author
2014-01-08target-arm: A64: Add floating-point<->integer conversion instructionsWill Newton
2014-01-08target-arm: A64: Add floating-point<->fixed-point instructionsAlexander Graf
2014-01-08target-arm: A64: Add support for floating point cond selectClaudio Fontana
2014-01-08target-arm: A64: Add support for floating point conditional compareClaudio Fontana
2014-01-08target-arm: A64: Add support for floating point compareClaudio Fontana
2014-01-08target-arm: A64: Add fmov (scalar, immediate) instructionAlexander Graf
2014-01-08target-arm: A64: Add "Floating-point data-processing (3 source)" insnsAlexander Graf
2014-01-08target-arm: A64: Add "Floating-point data-processing (2 source)" insnsAlexander Graf
2014-01-08target-arm: A64: Fix vector register access on bigendian hostsPeter Maydell
2014-01-08target-arm: A64: Add support for dumping AArch64 VFP register stateAlexander Graf
2014-01-08target-arm: A64: support for ld/st/cl exclusiveMichael Matz
2014-01-08target-arm: aarch64: add support for ld litAlexander Graf
2014-01-08target-arm: A64: add support for conditional compare insnsClaudio Fontana
2014-01-08target-arm: A64: add support for add/sub with carryClaudio Fontana
2014-01-07target-arm: A64: Implement minimal set of EL0-visible sysregsPeter Maydell
2014-01-07target-arm: A64: Implement MRS/MSR/SYS/SYSLPeter Maydell
2014-01-07target-arm: Remove ARMCPU/CPUARMState from cpregs APIs used by decoderPeter Maydell
2013-12-23target-arm: A64: implement FMOVPeter Maydell
2013-12-23target-arm: A64: Add decoder skeleton for FP instructionsPeter Maydell
2013-12-23target-arm: A64: implement SVC, BRKAlexander Graf
2013-12-23target-arm: A64: add support for 3 src data proc insnsAlexander Graf
2013-12-23target-arm: A64: add support for move wide instructionsAlex Bennée
2013-12-23target-arm: A64: add support for add, addi, sub, subiAlex Bennée
2013-12-23target-arm: A64: add support for ld/st with indexAlex Bennée
2013-12-23target-arm: A64: add support for ld/st with reg offsetAlex Bennée
2013-12-23target-arm: A64: add support for ld/st unsigned immAlex Bennée
2013-12-23target-arm: A64: add support for ld/st pairPeter Maydell
2013-12-17target-arm: A64: add support for logical (immediate) insnsAlexander Graf
2013-12-17target-arm: A64: add support for 1-src CLS insnClaudio Fontana
2013-12-17target-arm: A64: add support for bitfield insnsClaudio Fontana
2013-12-17target-arm: A64: add support for 1-src REV insnsClaudio Fontana
2013-12-17target-arm: A64: add support for 1-src RBIT insnAlexander Graf
2013-12-17target-arm: A64: add support for 1-src data processing and CLZClaudio Fontana
2013-12-17target-arm: A64: add support for 2-src shift reg insnsAlexander Graf
2013-12-17target-arm: A64: add support for 2-src data processing and DIVAlexander Graf
2013-12-17target-arm: A64: add support for EXTRAlexander Graf
2013-12-17target-arm: A64: add support for ADR and ADRPAlexander Graf
2013-12-17target-arm: A64: add support for logical (shifted register)Alexander Graf
2013-12-17target-arm: A64: add support for conditional selectClaudio Fontana
2013-12-17target-arm: A64: add support for compare and branch immAlexander Graf
2013-12-17target-arm: A64: add support for 'test and branch' immAlexander Graf
2013-12-17target-arm: A64: add support for conditional branchesAlexander Graf
2013-12-17target-arm: A64: add support for BR, BLR and RET insnsAlexander Graf
2013-12-17target-arm: A64: add support for B and BL insnsAlexander Graf
2013-12-17target-arm: A64: expand decoding skeleton for system instructionsClaudio Fontana
2013-12-17target-arm: A64: provide skeleton for a64 insn decodingClaudio Fontana
2013-12-17target-arm: Split A64 from A32/T32 gen_intermediate_code_internal()Peter Maydell
2013-12-17target-arm: Clean up handling of AArch64 PSTATEPeter Maydell
2013-09-10target-arm: Add AArch64 translation stubAlexander Graf
generated by cgit v1.2.3 (git 2.26.2) at 2024-12-18 03:18:48 +0000