index
:
slackcoder/qemu
master
QEMU is a generic and open source machine & userspace emulator and virtualizer
Mirror
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target-arm
/
translate-a64.c
Age
Commit message (
Expand
)
Author
2014-02-26
target-arm: A64: Implement MSR (immediate) instructions
Peter Maydell
2014-02-26
target-arm: A64: Implement WFI
Peter Maydell
2014-02-26
target-arm: Get MMU index information correct for A64 code
Peter Maydell
2014-02-26
target-arm: Implement AArch64 CurrentEL sysreg
Peter Maydell
2014-02-20
target-arm: A64: Implement unprivileged load/store
Peter Maydell
2014-02-20
target-arm: A64: Implement narrowing three-reg-diff operations
Peter Maydell
2014-02-20
target-arm: A64: Implement the wide 3-reg-different operations
Peter Maydell
2014-02-20
target-arm: A64: Add most remaining three-reg-diff widening ops
Peter Maydell
2014-02-20
target-arm: A64: Add opcode comments to disas_simd_three_reg_diff
Peter Maydell
2014-02-20
target-arm: A64: Implement store-exclusive for system mode
Peter Maydell
2014-02-20
target-arm: Remove unnecessary code now read/write fns can't fail
Peter Maydell
2014-02-20
target-arm: Split cpreg access checks out from read/write functions
Peter Maydell
2014-02-20
target-arm: Log bad system register accesses with LOG_UNIMP
Peter Maydell
2014-02-20
target-arm: A64: Implement remaining 3-same instructions
Peter Maydell
2014-02-20
target-arm: A64: Implement floating point pairwise insns
Alex Bennée
2014-02-20
target-arm: A64: Implement SIMD FP compare and set insns
Alex Bennée
2014-02-20
target-arm: A64: Implement scalar three different instructions
Peter Maydell
2014-02-20
target-arm: A64: Implement SIMD scalar indexed instructions
Peter Maydell
2014-02-20
target-arm: A64: Implement long vector x indexed insns
Peter Maydell
2014-02-20
target-arm: A64: Implement plain vector SIMD indexed element insns
Peter Maydell
2014-02-08
disas: Implement disassembly output for A64
Claudio Fontana
2014-02-08
target-arm: A64: Add FNEG and FABS to the SIMD 2-reg-misc group
Peter Maydell
2014-02-08
target-arm: A64: Add 2-reg-misc REV* instructions
Alex Bennée
2014-02-08
target-arm: A64: Add narrowing 2-reg-misc instructions
Peter Maydell
2014-02-08
target-arm: A64: Implement 2-reg-misc CNT, NOT and RBIT
Peter Maydell
2014-02-08
target-arm: A64: Implement 2-register misc compares, ABS, NEG
Peter Maydell
2014-02-08
target-arm: A64: Add skeleton decode for SIMD 2-reg misc group
Peter Maydell
2014-02-08
target-arm: A64: Add SIMD simple 64 bit insns from scalar 2-reg misc
Peter Maydell
2014-02-08
target-arm: A64: Implement remaining integer scalar-3-same insns
Peter Maydell
2014-02-08
target-arm: A64: Implement scalar pairwise ops
Peter Maydell
2014-02-08
target-arm: A64: Implement pairwise integer ops from 3-reg-same SIMD
Peter Maydell
2014-02-08
target-arm: A64: Implement remaining non-pairwise int SIMD 3-reg-same insns
Peter Maydell
2014-02-08
target-arm: A64: Implement SIMD 3-reg-same shift and saturate insns
Peter Maydell
2014-01-31
target-arm: A64: Add SIMD shift by immediate
Alex Bennée
2014-01-31
target-arm: A64: Add simple SIMD 3-same floating point ops
Peter Maydell
2014-01-31
target-arm: A64: Add integer ops from SIMD 3-same group
Peter Maydell
2014-01-31
target-arm: A64: Add logic ops from SIMD 3 same group
Peter Maydell
2014-01-31
target-arm: A64: Add top level decode for SIMD 3-same group
Peter Maydell
2014-01-31
target-arm: A64: Add SIMD scalar 3 same add, sub and compare ops
Peter Maydell
2014-01-31
target-arm: A64: Add SIMD three-different ABDL instructions
Peter Maydell
2014-01-31
target-arm: A64: Add SIMD three-different multiply accumulate insns
Peter Maydell
2014-01-31
target-arm: Move arm_rmode_to_sf to a shared location.
Will Newton
2014-01-31
target-arm: A64: Add SIMD scalar copy instructions
Peter Maydell
2014-01-31
target-arm: A64: Add SIMD modified immediate group
Alex Bennée
2014-01-31
target-arm: A64: Add SIMD copy operations
Alex Bennée
2014-01-31
target-arm: A64: Add SIMD across-lanes instructions
Michael Matz
2014-01-31
target-arm: A64: Add SIMD ZIP/UZP/TRN
Michael Matz
2014-01-31
target-arm: A64: Add SIMD TBL/TBLX
Michael Matz
2014-01-31
target-arm: A64: Add SIMD EXT
Peter Maydell
2014-01-31
target-arm: A64: Add decode skeleton for SIMD data processing insns
Alex Bennée
[next]