aboutsummaryrefslogtreecommitdiff
path: root/target-arm/helper.c
AgeCommit message (Expand)Author
2016-03-16target-arm: Fix translation level on early translation faultsSergey Sorokin
2016-03-04target-arm: implement SCTLR.EEPeter Crosthwaite
2016-03-04target-arm: implement SCTLR.B, drop bswap_codePaolo Bonzini
2016-03-04target-arm: Correct handling of writes to CPSR mode bits from gdb in usermodePeter Maydell
2016-02-26target-arm: Make reserved ranges in ID_AA64* spaces RAZ, not UNDEFPeter Maydell
2016-02-26target-arm: Mark CNTHP_TVAL_EL2 as ARM_CP_NO_RAWEdgar E. Iglesias
2016-02-26target-arm: Implement MDCR_EL3.TPM and MDCR_EL2.TPM trapsPeter Maydell
2016-02-26target-arm: Fix handling of SDCR for 32-bit codePeter Maydell
2016-02-26target-arm: Make Monitor->NS PL1 mode changes illegal if HCR.TGE is 1Peter Maydell
2016-02-26target-arm: Make mode switches from Hyp via CPS and MRS illegalPeter Maydell
2016-02-26target-arm: In v8, make illegal AArch32 mode changes set PSTATE.ILPeter Maydell
2016-02-26target-arm: Forbid mode switch to Mon from Secure EL1Peter Maydell
2016-02-26target-arm: Add Hyp mode checks to bad_mode_switch()Peter Maydell
2016-02-26target-arm: Add comment about not implementing NSACR.RFRPeter Maydell
2016-02-26target-arm: In cpsr_write() ignore mode switches from User modePeter Maydell
2016-02-26target-arm: Raw CPSR writes should skip checks and bank switchingPeter Maydell
2016-02-26target-arm: Add write_type argument to cpsr_write()Peter Maydell
2016-02-18target-arm: Add PMUSERENR_EL0 registerAlistair Francis
2016-02-18target-arm: Add the pmovsclr_el0 and pmintenclr_el1 registersAlistair Francis
2016-02-18target-arm: Add the pmceid0 and pmceid1 registersAlistair Francis
2016-02-18target-arm: Move bank_number() into internals.hPeter Maydell
2016-02-18target-arm: Move get/set_r13_banked() to op_helper.cPeter Maydell
2016-02-18target-arm: Report correct syndrome for FPEXC32_EL2 trapsPeter Maydell
2016-02-18target-arm: Implement MDCR_EL3.TDA and MDCR_EL2.TDA trapsPeter Maydell
2016-02-18target-arm: Implement MDCR_EL2.TDRA trapsPeter Maydell
2016-02-18target-arm: Implement MDCR_EL3.TDOSA and MDCR_EL2.TDOSA trapsPeter Maydell
2016-02-18target-arm: correct CNTFRQ access rightsPeter Maydell
2016-02-11target-arm: Implement NSACR trapping behaviourPeter Maydell
2016-02-11target-arm: Add isread parameter to CPAccessFnsPeter Maydell
2016-02-11target-arm: Use access_trap_aa32s_el1() for SCR and MVBARPeter Maydell
2016-02-11target-arm: Implement MDCR_EL3 and SDCRPeter Maydell
2016-02-03target-arm: Implement the S2 MMU inputsize > pamax checkEdgar E. Iglesias
2016-02-03target-arm: Rename check_s2_startlevel to check_s2_mmu_setupEdgar E. Iglesias
2016-02-03target-arm: Apply S2 MMU startlevel table size check to AArch64Edgar E. Iglesias
2016-02-03target-arm: Make various system registers visible to EL3Peter Maydell
2016-01-21target-arm: Implement FPEXC32_EL2 system registerPeter Maydell
2016-01-21target-arm: Fix wrong AArch64 entry offset for EL2/EL3 targetPeter Maydell
2016-01-21target-arm: Pull semihosting handling out to arm_cpu_do_interrupt()Peter Maydell
2016-01-21target-arm: Use a single entry point for AArch64 and AArch32 exceptionsPeter Maydell
2016-01-21target-arm: Move aarch64_cpu_do_interrupt() to helper.cPeter Maydell
2016-01-21target-arm: Support multiple address spaces in page table walksPeter Maydell
2016-01-21target-arm: Implement cpu_get_phys_page_attrs_debugPeter Maydell
2016-01-18target-arm: Clean up includesPeter Maydell
2016-01-15target-arm: Use the right MMU index in arm_regime_using_lpae_formatAlvise Rigo
2015-12-17target-arm: raise exception on misaligned LDREX operandsAndrew Baumann
2015-11-24target-arm: Don't mask out bits [47:40] in LPAE descriptors for v8Peter Maydell
2015-11-03target-arm: Add and use symbolic names for register banksSoren Brinkmann
2015-10-27target-arm: Add support for S1 + S2 MMU translationsEdgar E. Iglesias
2015-10-27target-arm: Add S2 translation to 32bit S1 PTWsEdgar E. Iglesias
2015-10-27target-arm: Add S2 translation to 64bit S1 PTWsEdgar E. Iglesias