aboutsummaryrefslogtreecommitdiff
path: root/target-arm/helper.c
AgeCommit message (Expand)Author
2014-03-17target-arm: Add ARM_CP_IO notation to PMCR reginfoPeter Maydell
2014-03-15misc: Fix typos in commentsStefan Weil
2014-03-13cputlb: Change tlb_set_page() argument to CPUStateAndreas Färber
2014-03-13cputlb: Change tlb_flush() argument to CPUStateAndreas Färber
2014-03-13cputlb: Change tlb_flush_page() argument to CPUStateAndreas Färber
2014-03-13exec: Change cpu_abort() argument to CPUStateAndreas Färber
2014-03-13cpu: Move exception_index field from CPU_COMMON to CPUStateAndreas Färber
2014-03-13cpu: Turn cpu_handle_mmu_fault() into a CPUClass hookAndreas Färber
2014-03-13cpu: Factor out cpu_generic_init()Andreas Färber
2014-03-13target-arm: Clean up ENV_GET_CPU() usageAndreas Färber
2014-03-10target-arm: Implements the ARM PMCCNTR registerAlistair Francis
2014-03-10target-arm: Fix incorrect setting of E bit in CPSRPeter Maydell
2014-02-26target-arm: Add support for AArch32 ARMv8 CRC32 instructionsWill Newton
2014-02-26target-arm: Implement AArch64 view of CPACRPeter Maydell
2014-02-26target-arm: Store AIF bits in env->pstate for AArch32Peter Maydell
2014-02-26target-arm: Implement AArch64 OSLAR_EL1 sysreg as WIPeter Maydell
2014-02-26target-arm: Implement AArch64 dummy breakpoint and watchpoint registersPeter Maydell
2014-02-26target-arm: Implement AArch64 ID and feature registersPeter Maydell
2014-02-26target-arm: Implement AArch64 generic timersPeter Maydell
2014-02-26target-arm: Implement AArch64 MPIDRPeter Maydell
2014-02-26target-arm: Implement AArch64 TTBR*Peter Maydell
2014-02-26target-arm: Implement AArch64 VBAR_EL1Peter Maydell
2014-02-26target-arm: Implement AArch64 TCR_EL1Peter Maydell
2014-02-26target-arm: Implement AArch64 SCTLR_EL1Peter Maydell
2014-02-26target-arm: Implement AArch64 memory attribute registersPeter Maydell
2014-02-26target-arm: Implement AArch64 dummy MDSCR_EL1Peter Maydell
2014-02-26target-arm: Implement AArch64 TLB invalidate opsPeter Maydell
2014-02-26target-arm: Implement AArch64 cache invalidate/clean opsPeter Maydell
2014-02-26target-arm: Implement AArch64 MIDR_EL1Peter Maydell
2014-02-26target-arm: Implement AArch64 CurrentEL sysregPeter Maydell
2014-02-26target-arm: A64: Make cache ID registers visible to AArch64Peter Maydell
2014-02-26target-arm: Fix raw read and write functions on AArch64 registersPeter Maydell
2014-02-26target-arm: Load correct access bits from ARMv5 level 2 page table descriptorsPeter Maydell
2014-02-26target-arm: Fix incorrect arithmetic constructing short-form PAR for ATS opsPeter Maydell
2014-02-20target-arm: Fix incorrect type for value argument to write_raw_cp_regPeter Maydell
2014-02-20target-arm: Remove failure status return from read/write_raw_cp_regPeter Maydell
2014-02-20target-arm: Drop success/fail return from cpreg read and write functionsPeter Maydell
2014-02-20target-arm: Convert miscellaneous reginfo structs to accessfnPeter Maydell
2014-02-20target-arm: Convert generic timer reginfo to accessfnPeter Maydell
2014-02-20target-arm: Convert performance monitor reginfo to accessfnPeter Maydell
2014-02-20target-arm: Stop underdecoding ARM946 PRBS registersPeter Maydell
2014-02-20target-arm: Restrict check_ap() use of S and R bits to v6 and earlierPeter Maydell
2014-02-20target-arm: Define names for SCTLR bitsPeter Maydell
2014-02-11exec: Make stl_*_phys input an AddressSpaceEdgar E. Iglesias
2014-02-11exec: Make ldq/ldub_*_phys input an AddressSpaceEdgar E. Iglesias
2014-02-11exec: Make ldl_*_phys input an AddressSpaceEdgar E. Iglesias
2014-01-31target-arm: Add set_neon_rmode helperWill Newton
2014-01-31target-arm: Move arm_rmode_to_sf to a shared location.Will Newton
2014-01-08target-arm: A64: Add support for FCVT between half, single and doublePeter Maydell
2014-01-08target-arm: A64: Add 1-source 32-to-32 and 64-to-64 FP instructionsPeter Maydell