aboutsummaryrefslogtreecommitdiff
path: root/target-arm/helper-a64.c
AgeCommit message (Expand)Author
2015-09-07target-arm: Wire up HLT 0xf000 as the A64 semihosting instructionPeter Maydell
2015-06-26target-arm: A64: Print ELR when taking exceptionsSoren Brinkmann
2015-05-29target-arm: Update interrupt handling to use target ELGreg Bellows
2015-04-01target-arm: Store SPSR_EL1 state in banked_spsr[1] (SPSR_svc)Peter Maydell
2015-02-13target-arm: Add 32/64-bit register syncGreg Bellows
2015-02-05target-arm: Squash input denormals in FRECPS and FRSQRTSPeter Maydell
2015-02-05Fix FMULX not squashing denormalized inputs when FZ is set.Xiangyu Hu
2014-10-24target-arm: rename arm_current_pl to arm_current_elGreg Bellows
2014-10-24target-arm: add emulation of PSCI calls for system emulationRob Herring
2014-10-24target-arm: do not set do_interrupt handlers for ARM and AArch64 user modesRob Herring
2014-09-29target-arm: Add support for VIRQ and VFIQEdgar E. Iglesias
2014-09-29target-arm: A64: Emulate the SMC insnEdgar E. Iglesias
2014-09-29target-arm: Add a Hypervisor Trap exception typeEdgar E. Iglesias
2014-09-29target-arm: A64: Emulate the HVC insnEdgar E. Iglesias
2014-09-29target-arm: A64: Correct updates to FAR and ESR on exceptionsEdgar E. Iglesias
2014-09-29target-arm: A64: Refactor aarch64_cpu_do_interruptEdgar E. Iglesias
2014-08-04target-arm: Make far_el1 an arrayEdgar E. Iglesias
2014-08-04target-arm: A64: Respect SPSEL when taking exceptionsEdgar E. Iglesias
2014-06-09target-arm: A64: Implement CRC instructionsPeter Maydell
2014-06-09target-arm: add support for v8 VMULL.P64 instructionPeter Maydell
2014-05-28tcg: Invert the inclusion of helper.hRichard Henderson
2014-05-27target-arm: A64: Introduce aarch64_banked_spsr_index()Edgar E. Iglesias
2014-05-27target-arm: c12_vbar -> vbar_el[]Edgar E. Iglesias
2014-05-27target-arm: Make esr_el1 an arrayEdgar E. Iglesias
2014-05-27target-arm: Make elr_el1 an arrayEdgar E. Iglesias
2014-04-17target-arm: Implement AArch64 EL1 exception handlingRob Herring
2014-03-17target-arm: A64: Implement FCVTXNPeter Maydell
2014-03-17target-arm: A64: Add FRECPX (reciprocal exponent)Alex Bennée
2014-03-17target-arm: A64: Implement SADDLP, UADDLP, SADALP, UADALPPeter Maydell
2014-03-17target-arm: A64: Add remaining CLS/Z vector opsAlex Bennée
2014-03-17target-arm: A64: Implement PMULL instructionPeter Maydell
2014-02-20target-arm: A64: Implement remaining 3-same instructionsPeter Maydell
2014-02-20target-arm: A64: Implement SIMD FP compare and set insnsAlex Bennée
2014-02-20target-arm: A64: Implement plain vector SIMD indexed element insnsPeter Maydell
2014-01-31target-arm: A64: Add SIMD TBL/TBLXMichael Matz
2014-01-08target-arm: A64: Add support for floating point compareClaudio Fontana
2013-12-17target-arm: A64: add support for 1-src CLS insnClaudio Fontana
2013-12-17target-arm: A64: add support for 1-src RBIT insnAlexander Graf
2013-12-17target-arm: A64: add support for 1-src data processing and CLZClaudio Fontana
2013-12-17target-arm: A64: add support for 2-src data processing and DIVAlexander Graf
2013-12-17target-arm: A64: add stubs for a64 specific helpersAlexander Graf
generated by cgit v1.2.3 (git 2.26.2) at 2024-12-21 14:34:38 +0000