aboutsummaryrefslogtreecommitdiff
path: root/target-arm/cpu.c
AgeCommit message (Expand)Author
2014-12-22target-arm: add cpu feature EL3 to CPUs with Security ExtensionsFabian Aggeler
2014-12-22target-arm: Add ARMCPU secure propertyGreg Bellows
2014-12-22target-arm: Add feature unset functionGreg Bellows
2014-12-11target-arm: make IFAR/DFAR bankedFabian Aggeler
2014-12-11target-arm: add SCTLR_EL3 and make SCTLR bankedFabian Aggeler
2014-11-04target-arm: Separate out M profile cpu_exec_interrupt handlingPeter Maydell
2014-10-24target-arm: Correct sense of the DCZID DZP bitPeter Maydell
2014-10-24target-arm: add emulation of PSCI calls for system emulationRob Herring
2014-10-24target-arm: do not set do_interrupt handlers for ARM and AArch64 user modesRob Herring
2014-10-24target-arm: add powered off cpu stateRob Herring
2014-10-06gdbstub: Allow target CPUs to specify watchpoint STOP_BEFORE_ACCESS flagPeter Maydell
2014-09-29target-arm: Add support for VIRQ and VFIQEdgar E. Iglesias
2014-09-29target-arm: Break out exception masking to a separate funcEdgar E. Iglesias
2014-09-29target-arm: Don't handle c15_cpar changes via tb_flush()Peter Maydell
2014-09-29target-arm: Implement setting guest breakpointsPeter Maydell
2014-09-25target-arm: Use cpu_exec_interrupt qom hookRichard Henderson
2014-09-12target-arm: Implement handling of fired watchpointsPeter Maydell
2014-09-12target-arm: Implement setting of watchpointsPeter Maydell
2014-09-12target-arm: Fix broken indentation in arm_cpu_reest()Martin Galvan
2014-09-12target-arm: Fix resetting issues on ARMv7-M CPUsMartin Galvan
2014-08-19arm: cortex-a9: Fix cache-line size and associativityPeter Crosthwaite
2014-08-19target-arm: Adjust debug ID registers per-CPUPeter Maydell
2014-08-04target-arm: Make far_el1 an arrayEdgar E. Iglesias
2014-06-19target-arm: Introduce per-CPU field for PSCI versionPranavkumar Sawargaonkar
2014-06-09target-arm: VFPv4 implies half-precision extensionPeter Maydell
2014-06-09target-arm: Clean up handling of ARMv8 optional feature bitsPeter Maydell
2014-06-09target-arm: Remove unnecessary setting of feature bitsPeter Maydell
2014-06-09target-arm: arm_any_initfn() should never set ARM_FEATURE_AARCH64Peter Maydell
2014-06-09target-arm: add support for v8 VMULL.P64 instructionPeter Maydell
2014-06-09target-arm: add support for v8 SHA1 and SHA256 instructionsArd Biesheuvel
2014-05-27target-arm: Fix segfault on startup when KVM enabledChristoffer Dall
2014-05-13kvm: reset state from the CPU's reset methodPaolo Bonzini
2014-04-17target-arm: Make Cortex-A15 CBAR read-onlyPeter Maydell
2014-04-17target-arm: Implement CBAR for Cortex-A57Peter Maydell
2014-04-17target-arm: Implement RVBAR registerPeter Maydell
2014-04-17target-arm: Implement ARMv8 MVFR registersPeter Maydell
2014-04-17target-arm: Implement AArch64 views of fault status and data registersRob Herring
2014-04-17target-arm: A64: Correctly fault FP/Neon if CPACR.FPEN setPeter Maydell
2014-04-17target-arm: Split out private-to-target functions into internals.hPeter Maydell
2014-03-13cputlb: Change tlb_flush() argument to CPUStateAndreas Färber
2014-03-13cpu: Move breakpoints field from CPU_COMMON to CPUStateAndreas Färber
2014-03-13cpu: Turn cpu_handle_mmu_fault() into a CPUClass hookAndreas Färber
2014-03-13cpu: Turn cpu_has_work() into a CPUClass hookAndreas Färber
2014-02-26target-arm: Add support for AArch32 ARMv8 CRC32 instructionsWill Newton
2014-02-26target-arm: Store AIF bits in env->pstate for AArch32Peter Maydell
2014-02-26target-arm: Implement AArch64 cache invalidate/clean opsPeter Maydell
2014-02-26target-arm: A64: Make cache ID registers visible to AArch64Peter Maydell
2014-02-26target-arm: Fix raw read and write functions on AArch64 registersPeter Maydell
2014-02-20target-arm: Drop success/fail return from cpreg read and write functionsPeter Maydell
2014-02-20target-arm: Define names for SCTLR bitsPeter Maydell
generated by cgit v1.2.3 (git 2.26.2) at 2024-12-03 00:34:56 +0000