aboutsummaryrefslogtreecommitdiff
path: root/target-alpha/translate.c
AgeCommit message (Expand)Author
2008-09-17alpha: convert cmov and bcond to TCGaurel32
2008-09-16target-alpha: small optimizationsaurel32
2008-09-16target-alpha: fix TCG register namesaurel32
2008-09-16target-alpha: convert some arith3 instructions to TCGaurel32
2008-09-16target-alpha: convert arith2 instructions to TCGaurel32
2008-09-14alpha: fix lit signaurel32
2008-09-05fix alpha cmovxx instructionaurel32
2008-09-04alpha: convert a few more instructions to TCGaurel32
2008-09-04alpha: directly access ir registersaurel32
2008-09-04convert of few alpha insn to TCGaurel32
2008-08-17Fix warnings that would be generated by gcc -Wstrict-prototypesblueswir1
2008-07-18Small cleanup of gen_intermediate_code(_internal), by Laurent Desnogues.ths
2008-06-29Add missing static qualifiers.pbrook
2008-06-29Add instruction counter.pbrook
2008-04-28Factorize code in translate.caurel32
2008-04-11Remove osdep.c/qemu-img code duplicationaurel32
2008-02-01use the TCG code generatorbellard
2007-11-10added cpu_model parameter to cpu_init()bellard
2007-10-28Alpha coding style and inlining fixes.j_mayer
2007-10-14Allow Alpha target to use supervisor and executive mode micro-ops.j_mayer
2007-09-16find -type f | xargs sed -i 's/[\t ]$//g' # on most filesths
2007-09-11Fix tb->size mishandling, by Daniel Jacobowitz.ths
2007-06-03Avoid compiler warning.ths
2007-04-14Fix miscellaneous display warnings for PowerPC & alpha targetsj_mayer
2007-04-05Alpha architecture emulation core.j_mayer
generated by cgit v1.2.3 (git 2.26.2) at 2024-12-25 14:15:47 +0000