aboutsummaryrefslogtreecommitdiff
path: root/linux-user/riscv
AgeCommit message (Expand)Author
2023-08-08linux-user: Define ELF_ET_DYN_BASE in $guest/target_mman.hRichard Henderson
2023-08-08linux-user: Define TASK_UNMAPPED_BASE in $guest/target_mman.hRichard Henderson
2023-07-10linux-user/riscv: Add syscall riscv_hwprobeRobbin Ehn
2022-09-27linux-user: Provide MADV_* definitionsIlya Leoshkevich
2022-08-02linux-user/riscv: Align signal frame to 16 bytesRichard Henderson
2022-06-28semihosting: Return void from do_common_semihostingRichard Henderson
2022-04-06Remove qemu-common.h include from most unitsMarc-André Lureau
2022-02-01linux-user: Move generic TARGET_RLIMIT* definitions to generic/target_resource.hSerge Belyshev
2022-01-11linux-user: Move target_struct.h generic definitions to generic/Richard Henderson
2022-01-11linux-user/riscv: Use force_sig_faultRichard Henderson
2022-01-06linux-user: Split out do_prctl and subroutinesRichard Henderson
2022-01-06linux-user: target_syscall.h remove definition TARGET_MINSIGSTKSZSong Gao
2022-01-06linux-user: Move target_signal.h generic definitions to generic/signal.hSong Gao
2021-12-20Merge tag 'pull-user-20211220' of https://gitlab.com/rth7680/qemu into stagingRichard Henderson
2021-12-20riscv: Set 5.4 as minimum kernel version for riscv32Khem Raj
2021-12-19linux-user: Rename TARGET_QEMU_ESIGRETURN to QEMU_ESIGRETURNRichard Henderson
2021-12-19linux-user: Rename TARGET_ERESTARTSYS to QEMU_ERESTARTSYSRichard Henderson
2021-11-02target/riscv: Make riscv_cpu_tlb_fill sysemu onlyRichard Henderson
2021-10-22target/riscv: Split misa.mxl and misa.extRichard Henderson
2021-10-01linux-user/riscv: Implement setup_sigtrampRichard Henderson
2021-09-13linux-user: Split linux-user internals out of qemu.hPeter Maydell
2021-09-13linux-user: Split signal-related prototypes into signal-common.hPeter Maydell
2021-07-13linux-user: update syscall_nr.h to Linux v5.13Laurent Vivier
2021-07-12linux-user: Extract target errno to 'target_errno_defs.h'Philippe Mathieu-Daudé
2021-05-15linux-user: Pass CPUArchState to target_restore_altstackRichard Henderson
2021-05-15linux-user: Use target_restore_altstack in all sigreturnRichard Henderson
2021-03-24linux-user/riscv: initialise the TaskState heap/stack infoAlex Bennée
2021-03-10semihosting: Move include/hw/semihosting/ -> include/semihosting/Philippe Mathieu-Daudé
2021-01-18riscv: Add semihosting support for user modeKito Cheng
2020-10-26linux-user: update syscall_nr.h to Linux 5.9-rc7Laurent Vivier
2020-08-27linux-user: Add generic 'termbits.h' for some archsFilip Bozuta
2020-08-27linux-user: Add strace support for printing arguments of syscalls used to loc...Filip Bozuta
2020-04-29linux-user/riscv: fix up struct target_ucontext definitionLIU Zhiwei
2020-03-20linux-user/riscv: Update the syscall_nr's to the 5.5 kernelAlistair Francis
2019-11-06linux-user: Introduce cpu_clone_regs_parentRichard Henderson
2019-11-06linux-user: Rename cpu_clone_regs to cpu_clone_regs_childRichard Henderson
2019-10-28linux-user/riscv: Propagate fault addressGiuseppe Musacchio
2019-06-25RISC-V: Update syscall list for 32-bit support.Jim Wilson
2019-06-12Supply missing header guardsMarkus Armbruster
2019-06-12Include qemu-common.h exactly where neededMarkus Armbruster
2019-06-10target/riscv: Use env_cpu, env_archcpuRichard Henderson
2019-06-10cpu: Replace ENV_GET_CPU with env_cpuRichard Henderson
2019-05-24linux-user/riscv: Add the CPU type as a commentAlistair Francis
2019-05-13linux-user/nios2 linux-user/riscv: Clean up header guardsMarkus Armbruster
2019-03-19RISC-V: linux-user support for RVE ABIKito Cheng
2019-02-11RISC-V: Use riscv prefix consistently on cpu helpersMichael Clark
2018-11-12linux-user: Don't call gdb_handlesig() before queue_signal()Peter Maydell
2018-06-04linux-user: move generic signal definitions to generic/signal.hLaurent Vivier
2018-06-04linux-user: move get_sp_from_cpustate() to target_cpu.hLaurent Vivier
2018-06-04linux-user: move generic fcntl definitions to generic/fcntl.hLaurent Vivier
generated by cgit v1.2.3 (git 2.26.2) at 2024-12-27 06:56:20 +0000