aboutsummaryrefslogtreecommitdiff
path: root/include
AgeCommit message (Expand)Author
2019-12-17ppc/pnv: Introduce PnvChipClass::xscom_core_base() methodGreg Kurz
2019-12-17ppc/pnv: Introduce PnvChipClass::intc_print_info() methodGreg Kurz
2019-12-17ppc/pnv: Drop pnv_is_power9() and pnv_is_power10() helpersGreg Kurz
2019-12-17ppc/pnv: Introduce PnvMachineClass::dt_power_mgt()Greg Kurz
2019-12-17ppc/pnv: Introduce PnvMachineClass and PnvMachineClass::compatGreg Kurz
2019-12-17ppc/pnv: Drop PnvPsiClass::chip_typeGreg Kurz
2019-12-17ppc/pnv: Introduce PnvPsiClass::compatGreg Kurz
2019-12-17ppc: Drop useless extern annotation for functionsGreg Kurz
2019-12-17ppc/pnv: Fix OCC common area region mappingCédric Le Goater
2019-12-17ppc/pnv: Introduce PBA registersCédric Le Goater
2019-12-17ppc/pnv: Make PnvXScomInterface an incomplete typeGreg Kurz
2019-12-17target/ppc: Work [S]PURR implementation and add HV supportSuraj Jitindar Singh
2019-12-17target/ppc: Implement the VTB for HV accessSuraj Jitindar Singh
2019-12-17ppc/pnv: add a LPC Controller model for POWER10Cédric Le Goater
2019-12-17ppc/pnv: add a PSI bridge model for POWER10Cédric Le Goater
2019-12-17ppc/pnv: Introduce a POWER10 PnvChip and a powernv10 machineCédric Le Goater
2019-12-17ppc: Deassert the external interrupt pin in KVM on resetGreg Kurz
2019-12-17spapr: Simplify ovec diffDavid Gibson
2019-12-17spapr: Fold h_cas_compose_response() into h_client_architecture_support()David Gibson
2019-12-17ppc/pnv: Dump the XIVE NVT tableCédric Le Goater
2019-12-17ppc/pnv: Extend XiveRouter with a get_block_id() handlerCédric Le Goater
2019-12-17ppc/pnv: Introduce a pnv_xive_block_id() helperCédric Le Goater
2019-12-17ppc/xive: Introduce a xive_tctx_ipb_update() helperCédric Le Goater
2019-12-17ppc/xive: Remove the get_tctx() XiveRouter handlerCédric Le Goater
2019-12-17ppc/xive: Move the TIMA operations to the controller modelCédric Le Goater
2019-12-17ppc/pnv: Clarify how the TIMA is accessed on a multichip systemCédric Le Goater
2019-12-17spapr: Pass the maximum number of vCPUs to the KVM interrupt controllerGreg Kurz
2019-12-17linux-headers: UpdateGreg Kurz
2019-12-17ppc/xive: Extend the TIMA operation with a XivePresenter parameterCédric Le Goater
2019-12-17ppc/xive: Introduce a XiveFabric interfaceCédric Le Goater
2019-12-17ppc/pnv: Fix TIMA indirect accessCédric Le Goater
2019-12-17ppc/pnv: Introduce a pnv_xive_is_cpu_enabled() helperCédric Le Goater
2019-12-17ppc: Introduce a ppc_cpu_pir() helperCédric Le Goater
2019-12-17ppc/pnv: Instantiate cores separatelyGreg Kurz
2019-12-17ppc/xive: Introduce a XivePresenter interfaceCédric Le Goater
2019-12-17ppc/pnv: Create BMC devices at machine initCédric Le Goater
2019-12-17ppc/pnv: Add HIOMAP commandsCédric Le Goater
2019-12-17ipmi: Add support to customize OEM functionsCédric Le Goater
2019-12-17ppc/xive: Introduce helpers for the NVT idCédric Le Goater
2019-12-17ppc/xive: Record the IPB in the associated NVTCédric Le Goater
2019-12-17ppc/pnv: Add a PNOR modelCédric Le Goater
2019-12-16Merge remote-tracking branch 'remotes/pmaydell/tags/pull-target-arm-20191216-...Peter Maydell
2019-12-16hw/arm/virt: Simplify by moving the gic in the machine statePhilippe Mathieu-Daudé
2019-12-16Memory: Enable writeback for given memory regionBeata Michalska
2019-12-16tcg: cputlb: Add probe_readBeata Michalska
2019-12-16aspeed: Remove AspeedBoardConfig array and use AspeedMachineClassCédric Le Goater
2019-12-16aspeed/smc: Add AST2600 timings registersCédric Le Goater
2019-12-16watchdog/aspeed: Fix AST2600 frequency behaviourJoel Stanley
2019-12-16aspeed/i2c: Add support for DMA transfersCédric Le Goater
2019-12-16aspeed: Add a DRAM memory region at the SoC levelCédric Le Goater
generated by cgit v1.2.3 (git 2.26.2) at 2024-12-21 01:29:06 +0000