aboutsummaryrefslogtreecommitdiff
path: root/include/hw/cxl
AgeCommit message (Expand)Author
2022-06-16pci-bridge/cxl_upstream: Add a CXL switch upstream portJonathan Cameron
2022-06-09pci/pci_expander_bridge: For CXL HB delay the HB register memory region setup.Jonathan Cameron
2022-06-09hw/cxl: Push linking of CXL targets into i386/pc rather than in machine.cJonathan Cameron
2022-06-09hw/cxl: Make the CXL fixed memory window setup a machine parameter.Jonathan Cameron
2022-05-13cxl/cxl-host: Add memops for CFMWS region.Jonathan Cameron
2022-05-13mem/cxl_type3: Add read and write functions for associated hostmem.Jonathan Cameron
2022-05-13CXL/cxl_component: Add cxl_get_hb_cstate()Jonathan Cameron
2022-05-13hw/cxl/host: Add support for CXL Fixed Memory Windows.Jonathan Cameron
2022-05-13hw/cxl/component: Add utils for interleave parameter encoding/decodingJonathan Cameron
2022-05-13hw/cxl/component: Implement host bridge MMIO (8.2.5, table 142)Ben Widawsky
2022-05-13hw/cxl/device: Implement get/set Label Storage Area (LSA)Ben Widawsky
2022-05-13hw/cxl/device: Plumb real Label Storage Area (LSA) sizingBen Widawsky
2022-05-13hw/cxl/device: Add a memory device (8.2.8.5)Ben Widawsky
2022-05-13cxl: Machine level control on whether CXL support is enabledJonathan Cameron
2022-05-13hw/cxl/device: Timestamp implementation (8.2.9.3)Ben Widawsky
2022-05-13hw/cxl/device: Add memory device utilitiesBen Widawsky
2022-05-13hw/cxl/device: Implement basic mailbox (8.2.8.4)Ben Widawsky
2022-05-13hw/cxl/device: Implement the CAP array (8.2.8.1-2)Ben Widawsky
2022-05-13hw/cxl/device: Introduce a CXL device (8.2.8)Ben Widawsky
2022-05-13hw/cxl/component: Introduce CXL components (8.1.x, 8.2.5)Ben Widawsky
generated by cgit v1.2.3 (git 2.26.2) at 2025-01-17 10:27:21 +0000