aboutsummaryrefslogtreecommitdiff
path: root/include/hw/arm/xlnx-zynqmp.h
AgeCommit message (Expand)Author
2019-08-16ide: Include hw/ide/internal a bit less outside hw/ide/Markus Armbruster
2019-08-16include: Make headers more self-containedMarkus Armbruster
2019-06-12Normalize position of header guardMarkus Armbruster
2019-06-12Include qemu-common.h exactly where neededMarkus Armbruster
2019-05-23arm: Rename hw/arm/arm.h to hw/arm/boot.hPeter Maydell
2019-01-07arm/xlnx-zynqmp: put APUs and RPUs in separate CPU clustersLuc Michel
2018-08-14xlnx-zynqmp: Improve GIC wiring and MMIO mappingLuc Michel
2018-05-18xlnx-zynqmp: Connect the ZynqMP GDMA and ADMAFrancisco Iglesias
2018-03-02xlnx-zynqmp: Connect the RTC deviceAlistair Francis
2018-01-26xlnx-zynqmp: Connect the IPI device to the ZynqMP SoCAlistair Francis
2017-12-13xlnx-zcu102: Add support for the ZynqMP QSPIFrancisco Iglesias
2017-09-14xlnx-zcu102: Add a machine level virtualization propertyAlistair Francis
2016-06-14arm: xlnx-zynqmp: Add xlnx-dp and xlnx-dpdmaKONRAD Frederic
2016-06-06xlnx-zynqmp: Make the RPU subsystem optionalEdgar E. Iglesias
2016-06-06xlnx-zynqmp: Add a secure prop to en/disable ARM Security ExtensionsEdgar E. Iglesias
2016-01-21xlnx-zynqmp: Connect the SPI devicesAlistair Francis
2016-01-15xlnx-zynqmp: Add support for high DDR memory regionsAlistair Francis
2015-10-29target-arm: xlnx-zynqmp: Add sdhci support.Sai Pavan Boddu
2015-09-14arm: xlnx-zynqmp: Fix up GIC region sizeNathan Rossi
2015-09-08xlnx-zynqmp: Connect the sysbus AHCI to ZynqMPAlistair Francis
2015-08-25xlnx-zynqmp: Connect the four OCM banksAlistair Francis
2015-06-19arm: xlnx-zynqmp: Add 2xCortexR5 CPUsPeter Crosthwaite
2015-06-19arm: xlnx-zynqmp: Add boot-cpu propertyPeter Crosthwaite
2015-06-19arm: xlnx-zynqmp: Preface CPU variables with "apu"Peter Crosthwaite
2015-05-18arm: xlnx-zynqmp: Add UART supportPeter Crosthwaite
2015-05-18arm: xlnx-zynqmp: Add GEM supportPeter Crosthwaite
2015-05-18arm: xlnx-zynqmp: Add GICPeter Crosthwaite
2015-05-18arm: Introduce Xilinx ZynqMP SoCPeter Crosthwaite