aboutsummaryrefslogtreecommitdiff
path: root/hw
AgeCommit message (Expand)Author
2021-10-279pfs: use P9Array in v9fs_walk()Christian Schoenebeck
2021-10-279pfs: make V9fsPath usable via P9Array APIChristian Schoenebeck
2021-10-279pfs: simplify blksize_to_iounit()Christian Schoenebeck
2021-10-279pfs: deduplicate iounit codeChristian Schoenebeck
2021-10-279pfs: fix wrong I/O block size in RgetattrChristian Schoenebeck
2021-10-23Merge remote-tracking branch 'remotes/vivier/tags/trivial-branch-for-6.2-pull...Richard Henderson
2021-10-23hw/nvram: Fix Memory Leak in Xilinx ZynqMP eFuse deviceTong Ho
2021-10-23hw/nvram: Fix Memory Leak in Xilinx Versal eFuse deviceTong Ho
2021-10-23hw/nvram: Fix Memory Leak in Xilinx eFuse QOMTong Ho
2021-10-22Merge remote-tracking branch 'remotes/alistair23/tags/pull-riscv-to-apply-202...Richard Henderson
2021-10-22Merge remote-tracking branch 'remotes/clg/tags/pull-aspeed-20211022' into sta...Richard Henderson
2021-10-22Merge remote-tracking branch 'remotes/vivier-m68k/tags/q800-pull-request' int...Richard Henderson
2021-10-22hw/riscv: spike: Use MachineState::ram and MachineClass::default_ram_idBin Meng
2021-10-22hw/riscv: sifive_u: Use MachineState::ram and MachineClass::default_ram_idBin Meng
2021-10-22hw/riscv: sifive_e: Use MachineState::ram and MachineClass::default_ram_idBin Meng
2021-10-22hw/riscv: shakti_c: Use MachineState::ram and MachineClass::default_ram_idBin Meng
2021-10-22hw/riscv: opentitan: Use MachineState::ram and MachineClass::default_ram_idBin Meng
2021-10-22hw/riscv: microchip_pfsoc: Use MachineState::ram and MachineClass::default_ra...Bin Meng
2021-10-22hw/intc: sifive_plic: Cleanup the irq_request functionAlistair Francis
2021-10-22hw/intc: sifive_plic: Cleanup the realize functionAlistair Francis
2021-10-22hw/intc: sifive_plic: Move the propertiesAlistair Francis
2021-10-22hw/intc: Remove the Ibex PLICAlistair Francis
2021-10-22hw/riscv: opentitan: Update to the latest buildAlistair Francis
2021-10-22speed/sdhci: Add trace eventsCédric Le Goater
2021-10-22aspeed/smc: Use a container for the flash mmio address spaceCédric Le Goater
2021-10-22aspeed: Add support for the fp5280g2-bmc boardJohn Wang
2021-10-22target/riscv: Replace riscv_cpu_is_32bit with riscv_cpu_mxlRichard Henderson
2021-10-22hw/riscv: virt: Use machine->ram as the system memoryMingwang Li
2021-10-21Merge remote-tracking branch 'remotes/rth/tags/pull-arm-20211021' into stagingRichard Henderson
2021-10-21hw/arm/virt-acpi-build: Generate PPTT tableYanan Wang
2021-10-21hw/acpi/aml-build: Add PPTT tableAndrew Jones
2021-10-20hw/acpi/aml-build: Add Processor hierarchy node structureYanan Wang
2021-10-20hw/arm/virt: Add cpu-map to device treeAndrew Jones
2021-10-20hw/arm/virt: Only describe cpu topology since virt-6.2Yanan Wang
2021-10-20hw/arm/virt_acpi_build: Generate DBG2 tableEric Auger
2021-10-21hw/ppc/ppc4xx_pci: Fix ppc4xx_pci_map_irq() for recent Linux kernelsThomas Huth
2021-10-21ppc/pegasos2: Implement power-off RTAS function with VOFBALATON Zoltan
2021-10-21ppc/pegasos2: Add constants for PCI config addressesBALATON Zoltan
2021-10-21ppc/pegasos2: Access MV64361 registers via their memory regionBALATON Zoltan
2021-10-21ppc/pegasos2: Implement get-time-of-day RTAS function with VOFBALATON Zoltan
2021-10-21ppc/pegasos2: Warn when using VOF but no kernel is specifiedBALATON Zoltan
2021-10-21ppc/pegasos2: Restrict memory to 2 gigabytesBALATON Zoltan
2021-10-21hw/ppc: Fix iothread locking in the 405 codeThomas Huth
2021-10-21spapr/xive: Use xive_esb_rw() to trigger interruptsCédric Le Goater
2021-10-21hw/ppc/spapr_softmmu: Reduce include listPhilippe Mathieu-Daudé
2021-10-21target/ppc: Fix the test raising the decrementer exceptionCédric Le Goater
2021-10-21spapr/xive: Add source status helpersCédric Le Goater
2021-10-20hw/elf_ops.h: switch to ssize_t for elf loader return typeLuc Michel
2021-10-20hw/arm/sbsa-ref: Fixed cpu type error message typo.Shuuichirou Ishii
2021-10-20hw/arm/virt: Don't create device-tree node for empty NUMA nodeGavin Shan
generated by cgit v1.2.3 (git 2.26.2) at 2024-11-22 20:33:40 +0000