aboutsummaryrefslogtreecommitdiff
path: root/hw
AgeCommit message (Expand)Author
2022-04-26hw/pvrdma: Some cosmetic fixesYuval Shaia
2022-04-22Merge tag 'pull-target-arm-20220422-1' of https://git.linaro.org/people/pmayd...Richard Henderson
2022-04-22hw/arm/smmuv3: Pass the actual perm to returned IOMMUTLBEntry in smmuv3_trans...Xiang Chen
2022-04-22hw/arm/virt: Support TCG GICv4Peter Maydell
2022-04-22hw/arm/virt: Abstract out calculation of redistributor region capacityPeter Maydell
2022-04-22hw/arm/virt: Use VIRT_GIC_VERSION_* enum values in create_gic()Peter Maydell
2022-04-22hw/intc/arm_gicv3: Allow 'revision' property to be set to 4Peter Maydell
2022-04-22hw/intc/arm_gicv3: Update ID and feature registers for GICv4Peter Maydell
2022-04-22hw/intc/arm_gicv3_redist: Implement gicv3_redist_inv_vlpi()Peter Maydell
2022-04-22hw/intc/arm_gicv3_redist: Implement gicv3_redist_vinvall()Peter Maydell
2022-04-22hw/intc/arm_gicv3_redist: Implement gicv3_redist_mov_vlpi()Peter Maydell
2022-04-22hw/intc/arm_gicv3_redist: Use set_pending_table_bit() in mov handlingPeter Maydell
2022-04-22hw/intc/arm_gicv3_redist: Implement gicv3_redist_vlpi_pending()Peter Maydell
2022-04-22hw/intc/arm_gicv3_redist: Implement gicv3_redist_process_vlpi()Peter Maydell
2022-04-22hw/intc/arm_gicv3_redist: Factor out "update bit in pending table" codePeter Maydell
2022-04-22hw/intc/arm_gicv3_redist: Recalculate hppvlpi on VPENDBASER writesPeter Maydell
2022-04-22hw/intc/arm_gicv3_redist: Factor out "update hpplpi for all LPIs" logicPeter Maydell
2022-04-22hw/intc/arm_gicv3_redist: Factor out "update hpplpi for one LPI" logicPeter Maydell
2022-04-22hw/intc/arm_gicv3_cpuif: Don't recalculate maintenance irq unnecessarilyPeter Maydell
2022-04-22hw/intc/arm_gicv3_cpuif: Support vLPIsPeter Maydell
2022-04-22hw/intc/arm_gicv3_cpuif: Split "update vIRQ/vFIQ" from gicv3_cpuif_virt_update()Peter Maydell
2022-04-22hw/intc/arm_gicv3: Implement new GICv4 redistributor registersPeter Maydell
2022-04-22hw/intc/arm_gicv3: Implement GICv4's new redistributor framePeter Maydell
2022-04-22hw/intc/arm_gicv3_its: Implement VINVALLPeter Maydell
2022-04-22hw/intc/arm_gicv3_its: Implement VMOVIPeter Maydell
2022-04-22hw/intc/arm_gicv3_its: Implement INV for virtual interruptsPeter Maydell
2022-04-22hw/intc/arm_gicv3_its: Implement INV command properlyPeter Maydell
2022-04-22hw/intc/arm_gicv3_its: Implement VSYNCPeter Maydell
2022-04-22hw/intc/arm_gicv3_its: Implement VMOVPPeter Maydell
2022-04-22hw/intc/arm_gicv3: Keep pointers to every connected ITSPeter Maydell
2022-04-22hw/intc/arm_gicv3_its: Handle virtual interrupts in process_its_cmd()Peter Maydell
2022-04-22hw/intc/arm_gicv3_its: Split out process_its_cmd() physical interrupt codePeter Maydell
2022-04-22hw/intc/arm_gicv3_its: Factor out CTE lookup sequencePeter Maydell
2022-04-22hw/intc/arm_gicv3_its: Factor out "find ITE given devid, eventid"Peter Maydell
2022-04-22hw/intc/arm_gicv3_its: Distinguish success and error cases of CMD_CONTINUEPeter Maydell
2022-04-22hw/intc/arm_gicv3_its: Implement VMAPPPeter Maydell
2022-04-22hw/intc/arm_gicv3_its: Implement VMAPI and VMAPTIPeter Maydell
2022-04-22hw/intc/arm_gicv3_its: Implement GITS_BASER2 for GICv4Peter Maydell
2022-04-22hw/intc/arm_gicv3_its: Factor out "is intid a valid LPI ID?"Peter Maydell
2022-04-22hw/intc/arm_gicv3: Report correct PIDR0 values for ID registersPeter Maydell
2022-04-22hw/intc/arm_gicv3: Insist that redist region capacity matches CPU countPeter Maydell
2022-04-22hw/intc/arm_gicv3: Sanity-check num-cpu propertyPeter Maydell
2022-04-22hw/intc/arm_gicv3_its: Add missing blank linePeter Maydell
2022-04-21Merge tag 'pull-riscv-to-apply-20220422-1' of github.com:alistair23/qemu into...Richard Henderson
2022-04-22hw/riscv: boot: Support 64bit fdt address.Dylan Jhong
2022-04-22hw/intc: riscv_aclint: Add reset function of ACLINT devicesJim Shu
2022-04-22hw/intc: Make RISC-V ACLINT mtime MMIO register writableFrank Chang
2022-04-22hw/intc: Support 32/64-bit mtimecmp and mtime accesses in RISC-V ACLINTFrank Chang
2022-04-22hw/intc: Add .impl.[min|max]_access_size declaration in RISC-V ACLINTFrank Chang
2022-04-22hw/riscv: virt: fix DT property mmu-type when CPU mmu option is disabledNiklas Cassel
generated by cgit v1.2.3 (git 2.26.2) at 2025-01-30 15:59:01 +0000