aboutsummaryrefslogtreecommitdiff
path: root/hw
AgeCommit message (Expand)Author
2020-09-14hw/timer/armv7m_systick: assert that board code set system_clock_scalePeter Maydell
2020-09-14hw/misc/a9scu: Report unimplemented accesses with qemu_log_mask(UNIMP)Philippe Mathieu-Daudé
2020-09-14hw/misc/a9scu: Simplify setting MemoryRegionOps::impl fieldsPhilippe Mathieu-Daudé
2020-09-14hw/misc/a9scu: Simplify setting MemoryRegionOps::valid fieldsPhilippe Mathieu-Daudé
2020-09-14hw/misc/a9scu: Do not allow invalid CPU countPhilippe Mathieu-Daudé
2020-09-13Merge remote-tracking branch 'remotes/alistair/tags/pull-riscv-to-apply-20200...Peter Maydell
2020-09-12Merge remote-tracking branch 'remotes/stsquad/tags/pull-testing-fixes-100920-...Peter Maydell
2020-09-12Merge remote-tracking branch 'remotes/vivier2/tags/trivial-branch-for-5.2-pul...Peter Maydell
2020-09-11util/hexdump: Reorder qemu_hexdump() argumentsPhilippe Mathieu-Daudé
2020-09-11util/hexdump: Convert to take a void pointer argumentPhilippe Mathieu-Daudé
2020-09-11hw/arm/pxa2xx: Add missing fallthrough commentThomas Huth
2020-09-11Merge remote-tracking branch 'remotes/ehabkost/tags/machine-next-pull-request...Peter Maydell
2020-09-10hw: hyperv: vmbus: Fix 32bit compilationJon Doron
2020-09-10hw/net/e1000e: Remove duplicated write handler for FLSWDATA registerPhilippe Mathieu-Daudé
2020-09-10hw/net/e1000e: Remove overwritten read handler for STATUS registerPhilippe Mathieu-Daudé
2020-09-10hw/i386: make explicit clearing of pch_rev_idAlex Bennée
2020-09-10usb-host: restrict workaround to new libusb versionsGerd Hoffmann
2020-09-09hw/riscv: Sort the Kconfig options in alphabetical orderBin Meng
2020-09-09hw/riscv: Drop CONFIG_SIFIVEBin Meng
2020-09-09hw/riscv: Always build riscv_hart.cBin Meng
2020-09-09hw/riscv: Move sifive_test model to hw/miscBin Meng
2020-09-09hw/riscv: Move sifive_uart model to hw/charBin Meng
2020-09-09hw/riscv: Move riscv_htif model to hw/charBin Meng
2020-09-09hw/riscv: Move sifive_plic model to hw/intcBin Meng
2020-09-09hw/riscv: Move sifive_clint model to hw/intcBin Meng
2020-09-09hw/riscv: Move sifive_gpio model to hw/gpioBin Meng
2020-09-09hw/riscv: Move sifive_u_otp model to hw/miscBin Meng
2020-09-09hw/riscv: Move sifive_u_prci model to hw/miscBin Meng
2020-09-09hw/riscv: Move sifive_e_prci model to hw/miscBin Meng
2020-09-09hw/riscv: sifive_u: Connect a DMA controllerBin Meng
2020-09-09hw/riscv: clint: Avoid using hard-coded timebase frequencyBin Meng
2020-09-09hw/riscv: microchip_pfsoc: Hook GPIO controllersBin Meng
2020-09-09hw/riscv: microchip_pfsoc: Connect 2 Cadence GEMsBin Meng
2020-09-09hw/arm: xlnx: Set all boards' GEM 'phy-addr' property value to 23Bin Meng
2020-09-09hw/net: cadence_gem: Add a new 'phy-addr' propertyBin Meng
2020-09-09hw/riscv: microchip_pfsoc: Connect a DMA controllerBin Meng
2020-09-09hw/dma: Add SiFive platform DMA controller emulationBin Meng
2020-09-09hw/riscv: microchip_pfsoc: Connect a Cadence SDHCI controller and an SD cardBin Meng
2020-09-09hw/sd: Add Cadence SDHCI emulationBin Meng
2020-09-09hw/riscv: microchip_pfsoc: Connect 5 MMUARTsBin Meng
2020-09-09hw/char: Add Microchip PolarFire SoC MMUART emulationBin Meng
2020-09-09hw/riscv: Initial support for Microchip PolarFire SoC Icicle Kit boardBin Meng
2020-09-09target/riscv: cpu: Set reset vector based on the configured property valueBin Meng
2020-09-09hw/riscv: hart: Add a new 'resetvec' propertyBin Meng
2020-09-09riscv: sifive_test: Allow 16-bit writes to memory regionNathan Chancellor
2020-09-09virtio-vga: Use typedef name for instance_sizeEduardo Habkost
2020-09-09vhost-user-vga: Use typedef name for instance_sizeEduardo Habkost
2020-09-09xilinx_axienet: Use typedef name for instance_sizeEduardo Habkost
2020-09-09lpc_ich9: Use typedef name for instance_sizeEduardo Habkost
2020-09-09omap_intc: Use typedef name for instance_sizeEduardo Habkost
generated by cgit v1.2.3 (git 2.26.2) at 2025-02-08 11:52:32 +0000