aboutsummaryrefslogtreecommitdiff
path: root/hw/riscv
AgeCommit message (Expand)Author
2021-05-11hw/riscv: Fix OT IBEX reset vectorAlexander Wagner
2021-05-11hw/riscv: Enable VIRTIO_VGA for RISC-V virt machineAlistair Francis
2021-05-11hw/opentitan: Update the interrupt layoutAlistair Francis
2021-05-11hw/riscv: Connect Shakti UART to Shakti platformVijai Kumar K
2021-05-11riscv: Add initial support for Shakti C machineVijai Kumar K
2021-05-11hw/riscv: sifive_e: Add 'const' to sifive_e_memmap[]Bin Meng
2021-05-02Do not include exec/address-spaces.h if it's not really necessaryThomas Huth
2021-05-02hw: Do not include qemu/log.h if it is not necessaryThomas Huth
2021-05-02hw: Do not include hw/irq.h if it is not necessaryThomas Huth
2021-03-22hw/riscv: microchip_pfsoc: Map EMMC/SD mux registerBin Meng
2021-03-22hw/riscv: allow ramfb on virtAsherah Connor
2021-03-22hw/riscv: Add fw_cfg support to virtAsherah Connor
2021-03-11Merge remote-tracking branch 'remotes/stsquad/tags/pull-testing-docs-xen-upda...Peter Maydell
2021-03-10hw/riscv: migrate fdt field to generic MachineStateAlex Bennée
2021-03-09qtest: delete superfluous inclusions of qtest.hChen Qun
2021-03-04hw/riscv: virt: Map high mmio for PCIeBin Meng
2021-03-04hw/riscv: virt: Limit RAM size in a 32-bit systemBin Meng
2021-03-04hw/riscv: virt: Drop the 'link_up' parameter of gpex_pcie_init()Bin Meng
2021-03-04hw/riscv: Drop 'struct MemmapEntry'Bin Meng
2021-03-04hw/riscv: sifive_u: Add QSPI2 controller and connect an SD cardBin Meng
2021-03-04hw/riscv: sifive_u: Add QSPI0 controller and connect a flashBin Meng
2021-01-16riscv: Pass RISCVHartArrayState by pointerAlistair Francis
2021-01-16hw/riscv: sifive_u: Use SIFIVE_U_CPU for mc->default_cpu_typeBin Meng
2021-01-16RISC-V: Place DTB at 3GB boundary instead of 4GBAtish Patra
2020-12-17riscv/opentitan: Update the OpenTitan memory layoutAlistair Francis
2020-12-17hw/riscv: Use the CPU to determine if 32-bitAlistair Francis
2020-12-17hw/riscv: sifive_u: Remove compile time XLEN checksAlistair Francis
2020-12-17hw/riscv: spike: Remove compile time XLEN checksAlistair Francis
2020-12-17hw/riscv: virt: Remove compile time XLEN checksAlistair Francis
2020-12-17hw/riscv: boot: Remove compile time XLEN checksAlistair Francis
2020-12-17riscv: virt: Remove target macro conditionalsAlistair Francis
2020-12-17riscv: spike: Remove target macro conditionalsAlistair Francis
2020-12-17hw/riscv: Expand the is 32-bit check to support more CPUsAlistair Francis
2020-12-17hw/riscv: microchip_pfsoc: add QSPI NOR flashVitaly Wool
2020-12-17hw/riscv: sifive_u: Add UART1 DT node in the generated DTBAnup Patel
2020-12-15vl: make qemu_get_machine_opts staticPaolo Bonzini
2020-12-10vl: extract softmmu/datadir.cPaolo Bonzini
2020-12-10riscv: do not use ram_size globalPaolo Bonzini
2020-11-03hw/riscv: microchip_pfsoc: Hook the I2C1 controllerBin Meng
2020-11-03hw/riscv: microchip_pfsoc: Correct DDR memory mapBin Meng
2020-11-03hw/riscv: microchip_pfsoc: Map the reserved memory at address 0Bin Meng
2020-11-03hw/riscv: microchip_pfsoc: Connect the SYSREG moduleBin Meng
2020-11-03hw/riscv: microchip_pfsoc: Connect the IOSCB moduleBin Meng
2020-11-03hw/riscv: microchip_pfsoc: Connect DDR memory controller modulesBin Meng
2020-11-03hw/riscv: microchip_pfsoc: Document where to look at the SoC memory mapsBin Meng
2020-11-03hw/riscv: virt: Allow passing custom DTBAnup Patel
2020-11-03hw/riscv: sifive_u: Allow passing custom DTBAnup Patel
2020-10-22hw/riscv: Load the kernel after the firmwareAlistair Francis
2020-10-22hw/riscv: Add a riscv_is_32_bit() functionAlistair Francis
2020-10-22hw/riscv: Return the end address of the loaded firmwareAlistair Francis
generated by cgit v1.2.3 (git 2.26.2) at 2024-12-20 00:21:43 +0000