aboutsummaryrefslogtreecommitdiff
path: root/hw/riscv
AgeCommit message (Expand)Author
2023-07-08hw/riscv/virt.c: fix typo in 'aia' descriptionDaniel Henrique Barboza
2023-06-26hw/riscv: Validate cluster and NUMA node boundaryGavin Shan
2023-06-13riscv/virt: Support using pflash via -blockdev optionSunil V L
2023-06-13hw/riscv: virt: Assume M-mode FW in pflash0 only when "-bios none"Sunil V L
2023-06-13hw/riscv: qemu crash when NUMA nodes exceed available CPUsYin Wang
2023-06-13hw/riscv/opentitan: Correct OpenTitanState parent type/sizePhilippe Mathieu-Daudé
2023-06-13hw/riscv/opentitan: Explicit machine type definitionPhilippe Mathieu-Daudé
2023-06-13hw/riscv/opentitan: Add TYPE_OPENTITAN_MACHINE definitionPhilippe Mathieu-Daudé
2023-06-13hw/riscv/opentitan: Declare QOM types using DEFINE_TYPES() macroPhilippe Mathieu-Daudé
2023-06-13hw/riscv/opentitan: Rename machine_[class]_init() functionsPhilippe Mathieu-Daudé
2023-06-05bulk: Remove pointless QOM castsPhilippe Mathieu-Daudé
2023-05-05hw/riscv: Add signature dump function for spike to run ACT testsWeiwei Li
2023-03-22*: Add missing includes of qemu/error-report.hRichard Henderson
2023-03-06hw/riscv/virt.c: Initialize the ACPI tablesSunil V L
2023-03-06hw/riscv/virt: virt-acpi-build.c: Add RHCT TableSunil V L
2023-03-06hw/riscv/virt: virt-acpi-build.c: Add RINTC in MADTSunil V L
2023-03-06hw/riscv/virt: Enable basic ACPI infrastructureSunil V L
2023-03-06hw/riscv/virt: Add memmap pointer to RiscVVirtStateSunil V L
2023-03-06hw/riscv/virt: Add a switch to disable ACPISunil V L
2023-03-06hw/riscv/virt: Add OEM_ID and OEM_TABLE_ID fieldsSunil V L
2023-03-06riscv: Correctly set the device-tree entry 'mmu-type'Alexandre Ghiti
2023-03-05hw/riscv/virt.c: add cbo[mz]-block-size fdt propertiesAnup Patel
2023-03-01hw/riscv: Move the dtb load bits outside of create_fdt()Bin Meng
2023-03-01hw/riscv: Skip re-generating DT nodes for a given DTBBin Meng
2023-03-01hw/riscv/virt.c: do not use RISCV_FEATURE_MMU in create_fdt_socket_cpus()Daniel Henrique Barboza
2023-02-16hw/riscv/boot.c: make riscv_load_initrd() staticDaniel Henrique Barboza
2023-02-16hw/riscv/boot.c: consolidate all kernel init in riscv_load_kernel()Daniel Henrique Barboza
2023-02-16hw/riscv: handle 32 bit CPUs kernel_entry in riscv_load_kernel()Daniel Henrique Barboza
2023-02-07hw/riscv: virt: Simplify virt_{get,set}_aclint()Bin Meng
2023-02-07hw/riscv: change riscv_compute_fdt_addr() semanticsDaniel Henrique Barboza
2023-02-07hw/riscv: split fdt address calculation from fdt loadDaniel Henrique Barboza
2023-02-07hw/riscv/boot.c: calculate fdt size after fdt_pack()Daniel Henrique Barboza
2023-02-07hw/riscv/spike.c: rename MachineState 'mc' pointers to' ms'Daniel Henrique Barboza
2023-02-07hw/riscv/virt.c: rename MachineState 'mc' pointers to 'ms'Daniel Henrique Barboza
2023-02-07hw/riscv/virt.c: calculate socket count once in create_fdt_imsic()Daniel Henrique Barboza
2023-02-07hw/riscv: boot: Don't use CSRs if they are disabledAlistair Francis
2023-02-07include/hw/riscv/opentitan: update opentitan IRQsWilfred Mallawa
2023-01-20hw/riscv/virt.c: move create_fw_cfg() back to virt_machine_init()Daniel Henrique Barboza
2023-01-20hw/riscv: use ms->fdt in riscv_socket_fdt_write_distance_matrix()Daniel Henrique Barboza
2023-01-20hw/riscv: use MachineState::fdt in riscv_socket_fdt_write_id()Daniel Henrique Barboza
2023-01-20hw/riscv/virt.c: remove 'is_32_bit' param from create_fdt_socket_cpus()Daniel Henrique Barboza
2023-01-20hw/riscv/sifive_u.c: simplify create_fdt()Daniel Henrique Barboza
2023-01-20hw/riscv/virt.c: simplify create_fdt()Daniel Henrique Barboza
2023-01-20hw/riscv/spike.c: simplify create_fdt()Daniel Henrique Barboza
2023-01-20hw/riscv/boot.c: use MachineState in riscv_load_kernel()Daniel Henrique Barboza
2023-01-20hw/riscv/boot.c: use MachineState in riscv_load_initrd()Daniel Henrique Barboza
2023-01-20hw/riscv: write bootargs 'chosen' FDT after riscv_load_kernel()Daniel Henrique Barboza
2023-01-20hw/riscv: write initrd 'chosen' FDT inside riscv_load_initrd()Daniel Henrique Barboza
2023-01-20hw/riscv/spike.c: load initrd right after riscv_load_kernel()Daniel Henrique Barboza
2023-01-20hw/riscv/boot.c: exit early if filename is NULL in load functionsDaniel Henrique Barboza
generated by cgit v1.2.3 (git 2.26.2) at 2024-12-27 22:10:48 +0000