aboutsummaryrefslogtreecommitdiff
path: root/hw/riscv/virt.c
AgeCommit message (Expand)Author
2023-01-06hw/riscv: virt: Fix the value of "riscv, ndev" in the dtbBin Meng
2023-01-06hw/riscv: virt: Remove the redundant ipi-id propertyAtish Patra
2022-10-14hw/riscv: virt: Enable booting S-mode firmware from pflashSunil V L
2022-10-14hw/riscv: virt: Move create_fw_cfg() prior to loading kernelSunil V L
2022-09-07hw/riscv: virt: Add PMU DT node to the device treeAtish Patra
2022-09-07target/riscv: Use official extension names for AIA CSRsAnup Patel
2022-09-07hw/riscv: virt: fix syscon subnode pathsConor Dooley
2022-09-07hw/riscv: virt: fix the plic's address cellsConor Dooley
2022-09-07hw/riscv: virt: fix uart node nameConor Dooley
2022-09-07hw/riscv: remove 'fdt' param from riscv_setup_rom_reset_vec()Daniel Henrique Barboza
2022-09-07hw/riscv: virt: pass random seed to fdtJason A. Donenfeld
2022-06-10hw/riscv: virt: Generate fw_cfg DT node correctlyAtish Patra
2022-05-24hw/riscv: virt: Fix interrupt parent for dynamic platform devicesAnup Patel
2022-05-24hw/riscv: Make CPU config error handling generous (virt/spike)Tsukasa OI
2022-04-29hw/riscv: Enable TPM backendsAlistair Francis
2022-04-29hw/riscv: virt: Add device plug supportAlistair Francis
2022-04-29hw/riscv: virt: Add support for generating platform FDT entriesAlistair Francis
2022-04-29hw/riscv: virt: Create a platform busAlistair Francis
2022-04-29hw/riscv: virt: Add a machine done notifierAlistair Francis
2022-04-29hw/riscv: Don't add empty bootargs to device treeBin Meng
2022-04-22hw/riscv: virt: fix DT property mmu-type when CPU mmu option is disabledNiklas Cassel
2022-04-22hw/riscv: virt: Exit if the user provided -bios in combination with KVMRalf Ramsauer
2022-03-03hw/riscv: virt: Increase maximum number of allowed CPUsAnup Patel
2022-03-03hw/riscv: virt: Add optional AIA IMSIC support to virt machineAnup Patel
2022-03-03hw/riscv: virt: Add optional AIA APLIC support to virt machineAnup Patel
2022-02-16hw/riscv: virt: Use AIA INTC compatible string when availableAnup Patel
2022-01-21target/riscv: Support start kernel directly by KVMYifei Jiang
2021-10-28hw/riscv: virt: Use the PLIC config helper functionAlistair Francis
2021-10-28hw/riscv: virt: Don't use a macro for the PLIC configurationAlistair Francis
2021-10-22hw/riscv: virt: Use machine->ram as the system memoryMingwang Li
2021-09-21hw/riscv: virt: Add optional ACLINT support to virt machineAnup Patel
2021-09-21hw/riscv: virt: Re-factor FDT generationAnup Patel
2021-09-21hw/intc: Upgrade the SiFive CLINT implementation to RISC-V ACLINTAnup Patel
2021-09-21hw/intc: Rename sifive_clint sources to riscv_aclint sourcesAnup Patel
2021-09-21hw/intc: sifive_plic: Convert the PLIC to use RISC-V CPU GPIO linesAlistair Francis
2021-09-01hw/riscv/virt.c: Assemble plic_hart_config string with g_strjoinv()Peter Maydell
2021-09-01hw/riscv: virt: Move flash node to rootBin Meng
2021-08-26arch_init.h: Don't include arch_init.h unnecessarilyPeter Maydell
2021-06-08hw/riscv: Use macros for BIOS image namesBin Meng
2021-06-08hw/riscv: Support the official PLIC DT bindingsBin Meng
2021-06-08hw/riscv: Support the official CLINT DT bindingsBin Meng
2021-06-08hw/riscv: virt: Switch to use qemu_fdt_setprop_string_array() helperBin Meng
2021-05-02hw: Do not include qemu/log.h if it is not necessaryThomas Huth
2021-03-22hw/riscv: allow ramfb on virtAsherah Connor
2021-03-22hw/riscv: Add fw_cfg support to virtAsherah Connor
2021-03-10hw/riscv: migrate fdt field to generic MachineStateAlex Bennée
2021-03-04hw/riscv: virt: Map high mmio for PCIeBin Meng
2021-03-04hw/riscv: virt: Limit RAM size in a 32-bit systemBin Meng
2021-03-04hw/riscv: virt: Drop the 'link_up' parameter of gpex_pcie_init()Bin Meng
2021-03-04hw/riscv: Drop 'struct MemmapEntry'Bin Meng
generated by cgit v1.2.3 (git 2.26.2) at 2025-01-01 05:02:36 +0000