aboutsummaryrefslogtreecommitdiff
path: root/hw/riscv/spike.c
AgeCommit message (Expand)Author
2023-02-07hw/riscv: change riscv_compute_fdt_addr() semanticsDaniel Henrique Barboza
2023-02-07hw/riscv: split fdt address calculation from fdt loadDaniel Henrique Barboza
2023-02-07hw/riscv/spike.c: rename MachineState 'mc' pointers to' ms'Daniel Henrique Barboza
2023-01-20hw/riscv: use ms->fdt in riscv_socket_fdt_write_distance_matrix()Daniel Henrique Barboza
2023-01-20hw/riscv: use MachineState::fdt in riscv_socket_fdt_write_id()Daniel Henrique Barboza
2023-01-20hw/riscv/spike.c: simplify create_fdt()Daniel Henrique Barboza
2023-01-20hw/riscv/boot.c: use MachineState in riscv_load_kernel()Daniel Henrique Barboza
2023-01-20hw/riscv/boot.c: use MachineState in riscv_load_initrd()Daniel Henrique Barboza
2023-01-20hw/riscv: write bootargs 'chosen' FDT after riscv_load_kernel()Daniel Henrique Barboza
2023-01-20hw/riscv: write initrd 'chosen' FDT inside riscv_load_initrd()Daniel Henrique Barboza
2023-01-20hw/riscv/spike.c: load initrd right after riscv_load_kernel()Daniel Henrique Barboza
2023-01-20hw/riscv/spike: use 'fdt' from MachineStateDaniel Henrique Barboza
2023-01-20hw/riscv: spike: Decouple create_fdt() dependency to ELF loadingBin Meng
2023-01-20hw/riscv/boot.c: introduce riscv_default_firmware_name()Daniel Henrique Barboza
2023-01-20hw/riscv: spike: Remove the out-of-date commentsBin Meng
2023-01-20hw/char: riscv_htif: Move registers from CPUArchState to HTIFStateBin Meng
2023-01-20hw/char: riscv_htif: Drop useless assignment of memory regionBin Meng
2023-01-06hw/riscv: spike: Remove misleading commentsBin Meng
2022-10-17hw/riscv: set machine->fdt in spike_board_init()Daniel Henrique Barboza
2022-09-07hw/riscv: remove 'fdt' param from riscv_setup_rom_reset_vec()Daniel Henrique Barboza
2022-05-24hw/riscv: Make CPU config error handling generous (virt/spike)Tsukasa OI
2022-04-29hw/riscv: Don't add empty bootargs to device treeBin Meng
2022-04-29hw/riscv: spike: Add '/chosen/stdout-path' in device tree unconditionallyBin Meng
2022-01-21hw/riscv: Remove macros for ELF BIOS image namesAnup Patel
2022-01-21hw/riscv: spike: Allow using binary firmware as biosAnup Patel
2021-10-22hw/riscv: spike: Use MachineState::ram and MachineClass::default_ram_idBin Meng
2021-09-21hw/intc: Upgrade the SiFive CLINT implementation to RISC-V ACLINTAnup Patel
2021-09-21hw/intc: Rename sifive_clint sources to riscv_aclint sourcesAnup Patel
2021-08-26arch_init.h: Don't include arch_init.h unnecessarilyPeter Maydell
2021-06-08hw/riscv: Use macros for BIOS image namesBin Meng
2021-06-08hw/riscv: Support the official CLINT DT bindingsBin Meng
2021-05-02hw: Do not include qemu/log.h if it is not necessaryThomas Huth
2021-03-09qtest: delete superfluous inclusions of qtest.hChen Qun
2021-03-04hw/riscv: Drop 'struct MemmapEntry'Bin Meng
2021-01-16riscv: Pass RISCVHartArrayState by pointerAlistair Francis
2020-12-17hw/riscv: Use the CPU to determine if 32-bitAlistair Francis
2020-12-17hw/riscv: spike: Remove compile time XLEN checksAlistair Francis
2020-12-17hw/riscv: boot: Remove compile time XLEN checksAlistair Francis
2020-12-17riscv: spike: Remove target macro conditionalsAlistair Francis
2020-10-22hw/riscv: Load the kernel after the firmwareAlistair Francis
2020-09-09hw/riscv: Move riscv_htif model to hw/charBin Meng
2020-09-09hw/riscv: Move sifive_clint model to hw/intcBin Meng
2020-09-09hw/riscv: clint: Avoid using hard-coded timebase frequencyBin Meng
2020-08-25hw/riscv: spike: Allow creating multiple NUMA socketsAnup Patel
2020-08-25hw/riscv: Allow creating multiple instances of CLINTAnup Patel
2020-08-21hw/riscv: spike: Change the default bios to use generic platform imageBin Meng
2020-07-13hw/riscv: Modify MROM size to end at 0x10000Bin Meng
2020-07-13riscv: Add opensbi firmware dynamic supportAtish Patra
2020-07-13RISC-V: Copy the fdt in dram instead of ROMAtish Patra
2020-07-13riscv: Unify Qemu's reset vector code pathAtish Patra
generated by cgit v1.2.3 (git 2.26.2) at 2024-12-22 22:21:42 +0000