aboutsummaryrefslogtreecommitdiff
path: root/hw/riscv/sifive_e.c
AgeCommit message (Expand)Author
2023-01-20hw/riscv/boot.c: use MachineState in riscv_load_kernel()Daniel Henrique Barboza
2022-05-24hw/riscv: Make CPU config error handling generous (sifive_e/u/opentitan)Tsukasa OI
2022-01-08hw/riscv: Use error_fatal for SoC realisationAlistair Francis
2021-10-22hw/riscv: sifive_e: Use MachineState::ram and MachineClass::default_ram_idBin Meng
2021-09-21hw/intc: Upgrade the SiFive CLINT implementation to RISC-V ACLINTAnup Patel
2021-09-21hw/intc: Rename sifive_clint sources to riscv_aclint sourcesAnup Patel
2021-09-21hw/intc: sifive_plic: Convert the PLIC to use RISC-V CPU GPIO linesAlistair Francis
2021-08-26arch_init.h: Don't include arch_init.h unnecessarilyPeter Maydell
2021-05-11hw/riscv: sifive_e: Add 'const' to sifive_e_memmap[]Bin Meng
2021-05-02Do not include exec/address-spaces.h if it's not really necessaryThomas Huth
2021-05-02hw: Do not include qemu/log.h if it is not necessaryThomas Huth
2021-03-04hw/riscv: Drop 'struct MemmapEntry'Bin Meng
2020-10-22hw/riscv: Load the kernel after the firmwareAlistair Francis
2020-09-22sifive_e: Register "revb" as class propertyEduardo Habkost
2020-09-18sifive_e: Rename memmap enum constantsEduardo Habkost
2020-09-09hw/riscv: Move sifive_uart model to hw/charBin Meng
2020-09-09hw/riscv: Move sifive_plic model to hw/intcBin Meng
2020-09-09hw/riscv: Move sifive_clint model to hw/intcBin Meng
2020-09-09hw/riscv: Move sifive_e_prci model to hw/miscBin Meng
2020-09-09hw/riscv: clint: Avoid using hard-coded timebase frequencyBin Meng
2020-09-09target/riscv: cpu: Set reset vector based on the configured property valueBin Meng
2020-08-25hw/riscv: Allow creating multiple instances of PLICAnup Patel
2020-08-25hw/riscv: Allow creating multiple instances of CLINTAnup Patel
2020-07-22hw/riscv: sifive_e: Correct debug block sizeBin Meng
2020-07-10error: Eliminate error_propagate() with Coccinelle, part 1Markus Armbruster
2020-07-10qom: Put name parameter before value / visitor parameterMarkus Armbruster
2020-07-10qdev: Use returned bool to check for qdev_realize() etc. failureMarkus Armbruster
2020-06-19hw/riscv: sifive: Change SiFive E/U CPU reset vector to 0x1004Bin Meng
2020-06-19hw/riscv: sifive_e: Remove the riscv_ prefix of the machine* and soc* functionsBin Meng
2020-06-19sifive_e: Support the revB machineAlistair Francis
2020-06-15qdev: Convert bus-less devices to qdev_realize() with CoccinelleMarkus Armbruster
2020-06-15sysbus: Convert qdev_set_parent_bus() use with Coccinelle, part 2Markus Armbruster
2020-06-15qom: Less verbose object_initialize_child()Markus Armbruster
2020-06-15riscv: Fix to put "riscv.hart_array" devices on sysbusMarkus Armbruster
2020-06-03riscv: sifive_e: Manually define the machineAlistair Francis
2020-04-29riscv: sifive_e: Support changing CPU typeCorey Wharton
2020-03-17hw/riscv: Let devices own the MemoryRegion they createPhilippe Mathieu-Daudé
2020-03-17hw/riscv: Use memory_region_init_rom() with read-only regionsPhilippe Mathieu-Daudé
2020-02-27hw/riscv: Provide rdtime callback for TCG in CLINT emulationAnup Patel
2019-11-25hw/riscv: Add optional symbol callback ptr to riscv_load_kernel()Zhuang, Siwei (Data61, Kensington NSW)
2019-09-17riscv: sifive_e: Drop sifive_mmio_emulate()Bin Meng
2019-09-17riscv: sifive: Rename sifive_prci.{c, h} to sifive_e_prci.{c, h}Bin Meng
2019-08-16Include sysemu/sysemu.h a lot lessMarkus Armbruster
2019-08-16Include hw/hw.h exactly where neededMarkus Armbruster
2019-07-05hw/riscv: Replace global smp variables with machine smp propertiesLike Xu
2019-06-27hw/riscv: Split out the boot functionsAlistair Francis
2019-06-23RISC-V: Fix a memory leak when realizing a sifive_ePalmer Dabbelt
2019-05-24SiFive RISC-V GPIO DeviceFabien Chouteau
2019-02-11riscv: Ensure the kernel start address is correctly castAlistair Francis
2019-02-05elf: Add optional function ptr to load_elf() to parse ELF notesLiam Merwick
generated by cgit v1.2.3 (git 2.26.2) at 2024-12-22 22:34:01 +0000