aboutsummaryrefslogtreecommitdiff
path: root/hw/riscv/boot.c
AgeCommit message (Expand)Author
2022-10-27riscv: re-randomize rng-seed on rebootJason A. Donenfeld
2022-10-14hw/riscv: virt: Enable booting S-mode firmware from pflashSunil V L
2022-10-14hw/riscv: Update comment for qtest check in riscv_find_firmware()Bin Meng
2022-09-07hw/riscv: remove 'fdt' param from riscv_setup_rom_reset_vec()Daniel Henrique Barboza
2022-07-03hw/riscv: boot: Reduce FDT address alignment constraintsAlistair Francis
2022-06-10hw/core/loader: return image sizes as ssize_tJamie Iles
2022-04-22hw/riscv: boot: Support 64bit fdt address.Dylan Jhong
2022-04-06Remove qemu-common.h include from most unitsMarc-André Lureau
2022-01-21target/riscv: Support start kernel directly by KVMYifei Jiang
2021-12-20hw/riscv: Use load address rather than entry point for fw_dynamic next_addrJessica Clarke
2021-10-28hw/riscv: boot: Add a PLIC config string functionAlistair Francis
2021-10-22target/riscv: Replace riscv_cpu_is_32bit with riscv_cpu_mxlRichard Henderson
2021-07-15hw/riscv/boot: Check the error of fdt_pack()Alistair Francis
2021-01-16riscv: Pass RISCVHartArrayState by pointerAlistair Francis
2021-01-16RISC-V: Place DTB at 3GB boundary instead of 4GBAtish Patra
2020-12-17hw/riscv: Use the CPU to determine if 32-bitAlistair Francis
2020-12-17hw/riscv: boot: Remove compile time XLEN checksAlistair Francis
2020-12-17hw/riscv: Expand the is 32-bit check to support more CPUsAlistair Francis
2020-12-10vl: extract softmmu/datadir.cPaolo Bonzini
2020-12-10riscv: do not use ram_size globalPaolo Bonzini
2020-10-22hw/riscv: Load the kernel after the firmwareAlistair Francis
2020-10-22hw/riscv: Add a riscv_is_32_bit() functionAlistair Francis
2020-10-22hw/riscv: Return the end address of the loaded firmwareAlistair Francis
2020-09-25load_elf: Remove unused address variables from callersBALATON Zoltan
2020-07-13RISC-V: Support 64 bit start addressAtish Patra
2020-07-13riscv: Add opensbi firmware dynamic supportAtish Patra
2020-07-13RISC-V: Copy the fdt in dram instead of ROMAtish Patra
2020-07-13riscv: Unify Qemu's reset vector code pathAtish Patra
2020-06-03riscv: Change the default behavior if no -bios option is specifiedBin Meng
2020-06-03riscv: Suppress the error report for QEMU testing with riscv_find_firmware()Bin Meng
2020-04-29hw/riscv: Add optional symbol callback ptr to riscv_load_firmware()Anup Patel
2020-01-29hw/core/loader: Let load_elf() populate a field with CPU-specific flagsAleksandar Markovic
2019-11-25hw/riscv: Add optional symbol callback ptr to riscv_load_kernel()Zhuang, Siwei (Data61, Kensington NSW)
2019-10-28riscv/boot: Fix possible memory leakAlistair Francis
2019-09-17riscv: Resolve full path of the given bios imageBin Meng
2019-09-17riscv: Add a helper routine for finding firmwareBin Meng
2019-08-16Include hw/boards.h a bit lessMarkus Armbruster
2019-07-26riscv/boot: Fixup the RISC-V firmware warningAlistair Francis
2019-07-18hw/riscv: Load OpenSBI as the default firmwareAlistair Francis
2019-06-27hw/riscv: Extend the kernel loading supportAlistair Francis
2019-06-27hw/riscv: Add support for loading a firmwareAlistair Francis
2019-06-27hw/riscv: Split out the boot functionsAlistair Francis