aboutsummaryrefslogtreecommitdiff
path: root/hw/riscv/Kconfig
AgeCommit message (Expand)Author
2023-03-06hw/riscv/virt: Enable basic ACPI infrastructureSunil V L
2023-01-06hw/riscv: Sort machines Kconfig options in alphabetical orderBin Meng
2023-01-06hw/riscv: Fix opentitan dependency to SIFIVE_PLICBin Meng
2023-01-06hw/riscv: Select MSI_NONBROKEN in SIFIVE_PLICBin Meng
2022-04-29hw/riscv: Enable TPM backendsAlistair Francis
2022-04-29hw/riscv: virt: Create a platform busAlistair Francis
2022-03-03hw/riscv: virt: Add optional AIA IMSIC support to virt machineAnup Patel
2022-03-03hw/riscv: virt: Add optional AIA APLIC support to virt machineAnup Patel
2021-09-21hw/intc: Rename sifive_clint sources to riscv_aclint sourcesAnup Patel
2021-09-21sifive_u: Connect the SiFive PWM deviceAlistair Francis
2021-09-01hw/char: Add config for shakti uartVijai Kumar K
2021-07-20hw/riscv/Kconfig: Restrict NUMA to Virt & Spike machinesPhilippe Mathieu-Daudé
2021-05-11hw/riscv: Enable VIRTIO_VGA for RISC-V virt machineAlistair Francis
2021-05-11riscv: Add initial support for Shakti C machineVijai Kumar K
2021-03-22hw/riscv: Add fw_cfg support to virtAsherah Connor
2021-03-04hw/riscv: sifive_u: Add QSPI2 controller and connect an SD cardBin Meng
2021-03-04hw/riscv: sifive_u: Add QSPI0 controller and connect a flashBin Meng
2020-11-03hw/riscv: microchip_pfsoc: Connect the SYSREG moduleBin Meng
2020-11-03hw/riscv: microchip_pfsoc: Connect the IOSCB moduleBin Meng
2020-11-03hw/riscv: microchip_pfsoc: Connect DDR memory controller modulesBin Meng
2020-09-09hw/riscv: Sort the Kconfig options in alphabetical orderBin Meng
2020-09-09hw/riscv: Drop CONFIG_SIFIVEBin Meng
2020-09-09hw/riscv: Always build riscv_hart.cBin Meng
2020-09-09hw/riscv: Move sifive_test model to hw/miscBin Meng
2020-09-09hw/riscv: Move sifive_uart model to hw/charBin Meng
2020-09-09hw/riscv: Move riscv_htif model to hw/charBin Meng
2020-09-09hw/riscv: Move sifive_plic model to hw/intcBin Meng
2020-09-09hw/riscv: Move sifive_clint model to hw/intcBin Meng
2020-09-09hw/riscv: Move sifive_gpio model to hw/gpioBin Meng
2020-09-09hw/riscv: Move sifive_u_otp model to hw/miscBin Meng
2020-09-09hw/riscv: Move sifive_u_prci model to hw/miscBin Meng
2020-09-09hw/riscv: Move sifive_e_prci model to hw/miscBin Meng
2020-09-09hw/riscv: sifive_u: Connect a DMA controllerBin Meng
2020-09-09hw/riscv: microchip_pfsoc: Connect a DMA controllerBin Meng
2020-09-09hw/riscv: microchip_pfsoc: Connect a Cadence SDHCI controller and an SD cardBin Meng
2020-09-09hw/riscv: microchip_pfsoc: Connect 5 MMUARTsBin Meng
2020-09-09hw/riscv: Initial support for Microchip PolarFire SoC Icicle Kit boardBin Meng
2020-06-19hw/char: Initial commit of Ibex UARTAlistair Francis
2020-06-03riscv: Initial commit of OpenTitan machineAlistair Francis
2020-02-10riscv: virt: Use Goldfish RTC deviceAnup Patel
2019-10-28riscv/virt: Add the PFlash CFI01 deviceAlistair Francis
2019-09-17riscv: sifive_u: Fix broken GEM supportBin Meng
2019-09-17riscv: sifive_e: Drop sifive_mmio_emulate()Bin Meng
2019-03-18kconfig: add CONFIG_MSI_NONBROKENPaolo Bonzini
2019-03-11riscv/Kconfig: enable PCI_DEVICESDavid Abdurachmanov
2019-03-07riscv-softmmu.mak: replace CONFIG_* with Kconfig "select" directivesPaolo Bonzini
2019-03-07kconfig: introduce kconfig filesPaolo Bonzini
generated by cgit v1.2.3 (git 2.26.2) at 2024-12-30 22:08:03 +0000