aboutsummaryrefslogtreecommitdiff
path: root/hw/pci-bridge
AgeCommit message (Expand)Author
2024-03-09hw/pci-bridge/cxl_upstream: Fix problem with g_steal_pointer()Thomas Huth
2024-02-14hw/cxl: Standardize all references on CXL r3.1 and minor updatesJonathan Cameron
2024-02-14hw/pci-bridge/cxl_upstream: Drop g_malloc() failure handlingJonathan Cameron
2024-01-04Merge tag 'for-upstream' of https://gitlab.com/bonzini/qemu into stagingPeter Maydell
2023-12-31meson: remove CONFIG_ALLPaolo Bonzini
2023-12-30hw/pci-bridge: Constify VMStateRichard Henderson
2023-11-07hw/pci-bridge/cxl_downstream: Set default link width and link speedJonathan Cameron
2023-11-07hw/cxl/mbox: Add Physical Switch Identify command.Jonathan Cameron
2023-11-07hw/pci-bridge/cxl_upstream: Move defintion of device to header.Jonathan Cameron
2023-11-07hw/cxl: CXLDVSECPortExtensions renamed to CXLDVSECPortExtJonathan Cameron
2023-10-04hw/pci-bridge/cxl-upstream: Add serial number extended capability supportJonathan Cameron
2023-09-21hw/pci-bridge/cxl_upstream: Fix bandwidth entry base unit for SSLBISDave Jiang
2023-09-20hw/pci: spelling fixesMichael Tokarev
2023-08-03hw/pci-bridge/cxl_upstream.c: Use g_new0() in build_cdat_table()Peter Maydell
2023-06-20meson: Replace softmmu_ss -> system_ssPhilippe Mathieu-Daudé
2023-05-19hw/pci-bridge: make building pcie-to-pci bridge configurableSebastian Ott
2023-05-19hw/cxl: cdat: Fix failure to free buffer in erorr pathsJonathan Cameron
2023-04-24hw/pci-bridge: Make PCIe and CXL PXB Devices inherit from TYPE_PXB_DEVJonathan Cameron
2023-04-24hw/pci-bridge: pci_expander_bridge fix type in pxb_cxl_dev_reset()Jonathan Cameron
2023-03-07hw/pxb-cxl: Support passthrough HDM Decoders unless overriddenJonathan Cameron
2023-03-07hw/pci-bridge/cxl_root_port: Wire up MSIJonathan Cameron
2023-03-07hw/pci-bridge/cxl_root_port: Wire up AERJonathan Cameron
2023-03-02hw/pci-bridge/cxl_downstream: Fix type naming mismatchJonathan Cameron
2023-02-27hw: Move ich9.h to southbridge/Bernhard Beschow
2023-01-28pci: acpi hotplug: rename x-native-hotplug to x-do-not-expose-native-hotplug-capIgor Mammedov
2023-01-28pci_bridge: remove whitespaceIgor Mammedov
2023-01-18bulk: Rename TARGET_FMT_plx -> HWADDR_FMT_plxPhilippe Mathieu-Daudé
2023-01-08include/hw/cxl: Move typedef PXBDev to cxl.h, and put it to useMarkus Armbruster
2023-01-08include/hw/pci: Break inclusion loop pci_bridge.h and cxl.hMarkus Armbruster
2022-12-21pci: drop redundant PCIDeviceClass::is_bridge fieldIgor Mammedov
2022-12-21remove DEC 21154 PCI bridgeIgor Mammedov
2022-12-16pci: Convert child classes of TYPE_PCIE_ROOT_PORT to 3-phase resetPeter Maydell
2022-12-16pci: Convert TYPE_PCIE_ROOT_PORT to 3-phase resetPeter Maydell
2022-11-07hw/pci-bridge/cxl-upstream: Add a CDAT table access DOEJonathan Cameron
2022-06-16pci-bridge/cxl_downstream: Add a CXL switch downstream portJonathan Cameron
2022-06-16pci-bridge/cxl_upstream: Add a CXL switch upstream portJonathan Cameron
2022-06-09pci/pci_expander_bridge: For CXL HB delay the HB register memory region setup.Jonathan Cameron
2022-06-09hw/cxl: Make the CXL fixed memory window setup a machine parameter.Jonathan Cameron
2022-05-13CXL/cxl_component: Add cxl_get_hb_cstate()Jonathan Cameron
2022-05-13acpi/cxl: Create the CEDT (9.14.1)Ben Widawsky
2022-05-13hw/cxl/component: Implement host bridge MMIO (8.2.5, table 142)Ben Widawsky
2022-05-13hw/cxl/rp: Add a root portBen Widawsky
2022-05-13hw/pxb: Allow creation of a CXL PXB (host bridge)Ben Widawsky
2022-05-13hw/pci/cxl: Create a CXL bus typeBen Widawsky
2022-05-13hw/pxb: Use a type for realizing expandersBen Widawsky
2022-03-06pci: expose TYPE_XIO3130_DOWNSTREAM nameIgor Mammedov
2022-03-06pci-bridge/xio3130_downstream: Fix error handlingJonathan Cameron
2022-03-06pci-bridge/xio3130_upstream: Fix error handlingJonathan Cameron
2022-03-06hw/pci-bridge/pxb: Fix missing swizzleJonathan Cameron
2021-10-15qdev: Make DeviceState.id independent of QemuOptsKevin Wolf
generated by cgit v1.2.3 (git 2.26.2) at 2024-12-21 08:23:06 +0000