aboutsummaryrefslogtreecommitdiff
path: root/hw/misc
AgeCommit message (Expand)Author
2022-06-22aspeed/hace: Add missing newlines to unimp messagesJoel Stanley
2022-06-09acpi: pvpanic-isa: use AcpiDevAmlIfClass:build_dev_aml to provide device's AMLIgor Mammedov
2022-06-09acpi: applesmc: use AcpiDevAmlIfClass:build_dev_aml to provide device's AMLIgor Mammedov
2022-05-08lasi: move from hw/hppa to hw/miscMark Cave-Ayland
2022-05-03Merge tag 'misc-pull-request' of gitlab.com:marcandre.lureau/qemu into stagingRichard Henderson
2022-05-03Use g_unix_set_fd_nonblocking()Marc-André Lureau
2022-05-03aspeed/hace: Support AST1030 HACESteven Lee
2022-05-02aspeed/hace: Support AST2600 HACESteven Lee
2022-05-02aspeed/hace: Support HMAC Key Buffer register.Steven Lee
2022-05-02aspeed/scu: Add AST1030 supportSteven Lee
2022-05-02aspeed: sbc: Correct default reset valuesJoel Stanley
2022-05-02hw: aspeed_scu: Introduce clkin_25Mhz attributeSteven Lee
2022-05-02hw: aspeed_scu: Add AST2600 apb_freq and hpll calculation functionSteven Lee
2022-04-21Merge tag 'misc-pull-request' of gitlab.com:marcandre.lureau/qemu into stagingRichard Henderson
2022-04-21compiler.h: replace QEMU_NORETURN with G_NORETURNMarc-André Lureau
2022-04-21hw/misc: Add a model of the Xilinx Versal CRLEdgar E. Iglesias
2022-04-06Remove qemu-common.h include from most unitsMarc-André Lureau
2022-03-24hw: Fix misleading hexadecimal formatPhilippe Mathieu-Daudé
2022-03-21Use g_new() & friends where that makes obvious senseMarkus Armbruster
2022-03-18hw/misc: Add a model of the Xilinx ZynqMP APU ControlEdgar E. Iglesias
2022-03-18hw/misc: Add a model of the Xilinx ZynqMP CRFEdgar E. Iglesias
2022-03-18hw/misc/npcm7xx_clk: Don't leak string in npcm7xx_clk_sel_init()Peter Maydell
2022-03-15kvm/msi: do explicit commit when adding msi routesLongpeng(Mike)
2022-03-09macio/pmu.c: remove redundant codeMark Cave-Ayland
2022-03-09mos6522: implement edge-triggering for CA1/2 and CB1/2 control line IRQsMark Cave-Ayland
2022-03-09mac_via: make SCSI_DATA (DRQ) bit live rather than latchedMark Cave-Ayland
2022-03-09mos6522: record last_irq_levels in mos6522_set_irq()Mark Cave-Ayland
2022-03-09mos6522: add "info via" HMP command for debuggingMark Cave-Ayland
2022-03-09mos6522: add register names to register read/write trace eventsMark Cave-Ayland
2022-03-09mos6522: use device_class_set_parent_reset() to propagate reset to parentMark Cave-Ayland
2022-03-09mos6522: remove update_irq() and set_sr_int() methods from MOS6522DeviceClassMark Cave-Ayland
2022-03-09mos6522: switch over to use qdev gpios for IRQsMark Cave-Ayland
2022-03-06hw/misc/pvpanic: Use standard headers insteadzhenwei pi
2022-02-28Merge remote-tracking branch 'remotes/legoater/tags/pull-aspeed-20220227' int...Peter Maydell
2022-02-26aspeed/sdmc: Add trace eventsCédric Le Goater
2022-02-26ast2600: Add Secure Boot Controller modelJoel Stanley
2022-02-21Mark remaining global TypeInfo instances as constBernhard Beschow
2022-01-29Merge remote-tracking branch 'remotes/quintela-gitlab/tags/migration-20220128...Peter Maydell
2022-01-28Remove unnecessary minimum_version_id_old fieldsPeter Maydell
2022-01-28hw/misc: Add a model of Versal's PMC SLCRFrancisco Iglesias
2022-01-28rtc: Move RTC function prototypes to their own headerPeter Maydell
2022-01-20hw/misc/aspeed_i3c.c: Introduce a dummy AST2600 I3C model.Troy Lee
2021-12-30dma: Let dma_memory_read/write() take MemTxAttrs argumentPhilippe Mathieu-Daudé
2021-12-17Merge tag 'pull-ppc-20211217' of https://github.com/legoater/qemu into stagingRichard Henderson
2021-12-17ivshmem.c: change endianness to LITTLE_ENDIANDaniel Henrique Barboza
2021-12-15hw: Replace trivial drive_get_next() by drive_get()Markus Armbruster
2021-11-22hw/misc/sifive_u_otp: Do not reset OTP content on hardware resetPhilippe Mathieu-Daudé
2021-11-22hw/misc/sifive_u_otp: Use IF_PFLASH for the OTP device instead of IF_NONEThomas Huth
2021-11-17pmu: fix pmu vmstate subsection listLaurent Vivier
2021-11-09hw/m68k: Fix typo in SPDX tagPhilippe Mathieu-Daudé
generated by cgit v1.2.3 (git 2.26.2) at 2024-12-04 19:27:30 +0000