index
:
slackcoder/qemu
master
QEMU is a generic and open source machine & userspace emulator and virtualizer
Mirror
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
hw
/
intc
Age
Commit message (
Expand
)
Author
2020-12-10
hw/intc/armv7m_nvic: Implement read/write for RAS register block
Peter Maydell
2020-12-10
target/arm: Implement M-profile "minimal RAS implementation"
Peter Maydell
2020-12-10
hw/intc/armv7m_nvic: Fix "return from inactive handler" check
Peter Maydell
2020-12-10
hw/intc/armv7m_nvic: Support v8.1M CCR.TRD bit
Peter Maydell
2020-12-10
target/arm: Implement v8.1M REVIDR register
Peter Maydell
2020-12-10
hw/intc/armv7m_nvic: Update FPDSCR masking for v8.1M
Peter Maydell
2020-12-10
hw/intc/armv7m_nvic: Make all of system PPB range be RAZWI/BusFault
Peter Maydell
2020-11-23
hw/intc: fix heap-buffer-overflow in rxicu_realize()
Chen Qun
2020-11-18
Revert series "spapr/xive: Allocate vCPU IPIs from the vCPU contexts"
Greg Kurz
2020-11-15
nomaintainer: Fix Lesser GPL version number
Chetan Pant
2020-11-15
arm tcg cpus: Fix Lesser GPL version number
Chetan Pant
2020-11-15
non-virt: Fix Lesser GPL version number
Chetan Pant
2020-11-13
intc/ibex_plic: Ensure we don't loose interrupts
Alistair Francis
2020-11-13
intc/ibex_plic: Fix some typos in the comments
Alistair Francis
2020-11-09
hw/intc/ibex_plic: Clear the claim register when read
Alistair Francis
2020-11-04
Merge remote-tracking branch 'remotes/philmd-gitlab/tags/mips-fixes-20201103'...
Peter Maydell
2020-11-03
hw/intc/loongson: Fix incorrect 'core' calculation in liointc_read/write
AlexChen
2020-11-03
target/riscv: Add sifive_plic vmstate
Yifei Jiang
2020-11-02
hw/intc/arm_gicv3_cpuif: Make GIC maintenance interrupts work
Peter Maydell
2020-10-22
hw/intc: Move sifive_plic.h to the include directory
Bin Meng
2020-10-20
hw/intc/bcm2836_control: Use IRQ definitions instead of magic numbers
Philippe Mathieu-Daudé
2020-10-20
hw/intc/bcm2835_ic: Trace GPU/CPU IRQ handlers
Philippe Mathieu-Daudé
2020-10-01
hw/intc/armv7m_nvic: Only show ID register values for Main Extension CPUs
Peter Maydell
2020-10-01
target/arm: Move id_pfr0, id_pfr1 into ARMISARegisters
Peter Maydell
2020-09-23
qemu/atomic.h: rename atomic_ to qatomic_
Stefan Hajnoczi
2020-09-18
Use OBJECT_DECLARE_SIMPLE_TYPE when possible
Eduardo Habkost
2020-09-18
sifive: Use DECLARE_*CHECKER* macros
Eduardo Habkost
2020-09-18
sifive: Move QOM typedefs and add missing includes
Eduardo Habkost
2020-09-13
Merge remote-tracking branch 'remotes/alistair/tags/pull-riscv-to-apply-20200...
Peter Maydell
2020-09-09
hw/riscv: Move sifive_plic model to hw/intc
Bin Meng
2020-09-09
hw/riscv: Move sifive_clint model to hw/intc
Bin Meng
2020-09-09
omap_intc: Use typedef name for instance_size
Eduardo Habkost
2020-09-09
Use DECLARE_*CHECKER* when possible (--force mode)
Eduardo Habkost
2020-09-09
Use DECLARE_*CHECKER* macros
Eduardo Habkost
2020-09-09
Move QOM typedefs and add missing includes
Eduardo Habkost
2020-09-08
spapr/xive: Allocate vCPU IPIs from the vCPU contexts
Cédric Le Goater
2020-09-08
spapr/xive: Allocate IPIs independently from the other sources
Cédric Le Goater
2020-09-08
spapr/xive: Use kvmppc_xive_source_reset() in post_load
Cédric Le Goater
2020-09-08
spapr/xive: Modify kvm_cpu_is_enabled() interface
Cédric Le Goater
2020-09-08
spapr/xive: Add a 'hv-prio' property to represent the KVM escalation priority
Cédric Le Goater
2020-09-01
hw/intc: fix default registers value in exynos4210_combiner_read()
Chen Qun
2020-09-01
hw: Remove superfluous breaks
Liao Pingfang
2020-08-27
nios2_iic: Use TYPE_ALTERA_IIC constant
Eduardo Habkost
2020-08-27
s390_flic: Move KVMS390FLICState typedef to header
Eduardo Habkost
2020-08-24
Merge remote-tracking branch 'remotes/dgibson/tags/ppc-for-5.2-20200818' into...
Peter Maydell
2020-08-21
hw/intc: ibex_plic: Honour source priorities
Alistair Francis
2020-08-21
hw/intc: ibex_plic: Don't allow repeat interrupts on claimed lines
Alistair Francis
2020-08-21
hw/intc: ibex_plic: Update the pending irqs
Alistair Francis
2020-08-21
meson: convert hw/intc
Marc-André Lureau
2020-08-21
trace: switch position of headers to what Meson requires
Paolo Bonzini
[next]