aboutsummaryrefslogtreecommitdiff
path: root/hw/intc
AgeCommit message (Expand)Author
2019-12-17spapr: Pass the maximum number of vCPUs to the KVM interrupt controllerGreg Kurz
2019-12-17ppc/xive: Extend the TIMA operation with a XivePresenter parameterCédric Le Goater
2019-12-17ppc/xive: Use the XiveFabric and XivePresenter interfacesCédric Le Goater
2019-12-17ppc/xive: Introduce a XiveFabric interfaceCédric Le Goater
2019-12-17ppc/pnv: Fix TIMA indirect accessCédric Le Goater
2019-12-17ppc/pnv: Introduce a pnv_xive_is_cpu_enabled() helperCédric Le Goater
2019-12-17ppc/pnv: Loop on the threads of the chip to find a matching NVTCédric Le Goater
2019-12-17ppc/xive: Implement the XivePresenter interfaceCédric Le Goater
2019-12-17ppc/xive: Introduce a XivePresenter interfaceCédric Le Goater
2019-12-17ppc/xive: Check V bit in TM_PULL_POOL_CTXCédric Le Goater
2019-12-17ppc/xive: Introduce OS CAM line helpersCédric Le Goater
2019-12-17ppc/pnv: Quiesce some XIVE errorsCédric Le Goater
2019-12-17xive/kvm: Trigger interrupts from userspaceGreg Kurz
2019-12-17ppc/pnv: Remove pnv_xive_vst_size() routineCédric Le Goater
2019-12-17ppc/xive: Record the IPB in the associated NVTCédric Le Goater
2019-12-17xics: Link ICP_PROP_CPU property to ICPState::cs pointerGreg Kurz
2019-12-17xics: Link ICP_PROP_XICS property to ICPState::xics pointerGreg Kurz
2019-12-17xics: Link ICS_PROP_XICS property to ICSState::xics pointerGreg Kurz
2019-12-17ppc/pnv: Link "chip" property to PnvXive::chip pointerGreg Kurz
2019-12-17xive: Link "xive" property to XiveEndSource::xrtr pointerGreg Kurz
2019-12-17xive: Link "xive" property to XiveSource::xive pointerGreg Kurz
2019-12-17xive: Link "cpu" property to XiveTCTX::cs pointerGreg Kurz
2019-12-16exynos4210_gic: Suppress gcc9 format-truncation warningsDavid Gibson
2019-11-18Merge remote-tracking branch 'remotes/vivier2/tags/ppc-for-4.2-pull-request' ...Peter Maydell
2019-11-18ppc: Skip partially initialized vCPUs in 'info pic'Greg Kurz
2019-11-18xive, xics: Fix reference counting on CPU objectsGreg Kurz
2019-11-18ppc: Add intc_destroy() handlers to SpaprInterruptController/PnvChipGreg Kurz
2019-11-05hw/i386: Remove obsolete LoadStateHandler::load_state_old handlersPhilippe Mathieu-Daudé
2019-10-26core: replace getpagesize() with qemu_real_host_page_sizeWei Yang
2019-10-26Merge commit 'df84f17' into HEADPaolo Bonzini
2019-10-24target/arm: Rebuild hflags for M-profile NVICRichard Henderson
2019-10-24spapr/xive: Set the OS CAM line at resetCédric Le Goater
2019-10-24ppc: Reset the interrupt presenter from the CPU reset handlerCédric Le Goater
2019-10-24spapr, xics, xive: Move SpaprIrq::post_load hook to backendsDavid Gibson
2019-10-24spapr, xics, xive: Move SpaprIrq::reset hook logic into activate/deactivateDavid Gibson
2019-10-24spapr, xics, xive: Match signatures for XICS and XIVE KVM connect routinesDavid Gibson
2019-10-24spapr, xics, xive: Move dt_populate from SpaprIrq to SpaprInterruptControllerDavid Gibson
2019-10-24spapr, xics, xive: Move print_info from SpaprIrq to SpaprInterruptControllerDavid Gibson
2019-10-24spapr, xics, xive: Move set_irq from SpaprIrq to SpaprInterruptControllerDavid Gibson
2019-10-24spapr, xics, xive: Move irq claim and free from SpaprIrq to SpaprInterruptCon...David Gibson
2019-10-24spapr, xics, xive: Move cpu_intc_create from SpaprIrq to SpaprInterruptContro...David Gibson
2019-10-24spapr, xics, xive: Introduce SpaprInterruptController QOM interfaceDavid Gibson
2019-10-24ppc/pnv: Improve trigger data definitionCédric Le Goater
2019-10-24xics: Make some device types not user creatableGreg Kurz
2019-10-24xive: Make some device types not user creatableGreg Kurz
2019-10-22hw/intc/apic: reject pic ints if isa_pic == NULLSergio Lopez
2019-10-22hw/i386: split PCMachineState deriving X86MachineState from itPaolo Bonzini
2019-10-15hw/arm/bcm2835_peripherals: Improve loggingPhilippe Mathieu-Daudé
2019-10-15intc/arm_gic: Support IRQ injection for more than 256 vpusEric Auger
2019-10-04xive: Improve irq claim/free pathDavid Gibson
generated by cgit v1.2.3 (git 2.26.2) at 2024-12-25 07:15:29 +0000