aboutsummaryrefslogtreecommitdiff
path: root/hw/intc
AgeCommit message (Expand)Author
2022-04-22hw/intc/arm_gicv3_its: Implement VMOVIPeter Maydell
2022-04-22hw/intc/arm_gicv3_its: Implement INV for virtual interruptsPeter Maydell
2022-04-22hw/intc/arm_gicv3_its: Implement INV command properlyPeter Maydell
2022-04-22hw/intc/arm_gicv3_its: Implement VSYNCPeter Maydell
2022-04-22hw/intc/arm_gicv3_its: Implement VMOVPPeter Maydell
2022-04-22hw/intc/arm_gicv3: Keep pointers to every connected ITSPeter Maydell
2022-04-22hw/intc/arm_gicv3_its: Handle virtual interrupts in process_its_cmd()Peter Maydell
2022-04-22hw/intc/arm_gicv3_its: Split out process_its_cmd() physical interrupt codePeter Maydell
2022-04-22hw/intc/arm_gicv3_its: Factor out CTE lookup sequencePeter Maydell
2022-04-22hw/intc/arm_gicv3_its: Factor out "find ITE given devid, eventid"Peter Maydell
2022-04-22hw/intc/arm_gicv3_its: Distinguish success and error cases of CMD_CONTINUEPeter Maydell
2022-04-22hw/intc/arm_gicv3_its: Implement VMAPPPeter Maydell
2022-04-22hw/intc/arm_gicv3_its: Implement VMAPI and VMAPTIPeter Maydell
2022-04-22hw/intc/arm_gicv3_its: Implement GITS_BASER2 for GICv4Peter Maydell
2022-04-22hw/intc/arm_gicv3_its: Factor out "is intid a valid LPI ID?"Peter Maydell
2022-04-22hw/intc/arm_gicv3: Report correct PIDR0 values for ID registersPeter Maydell
2022-04-22hw/intc/arm_gicv3: Insist that redist region capacity matches CPU countPeter Maydell
2022-04-22hw/intc/arm_gicv3: Sanity-check num-cpu propertyPeter Maydell
2022-04-22hw/intc/arm_gicv3_its: Add missing blank linePeter Maydell
2022-04-22hw/intc: riscv_aclint: Add reset function of ACLINT devicesJim Shu
2022-04-22hw/intc: Make RISC-V ACLINT mtime MMIO register writableFrank Chang
2022-04-22hw/intc: Support 32/64-bit mtimecmp and mtime accesses in RISC-V ACLINTFrank Chang
2022-04-22hw/intc: Add .impl.[min|max]_access_size declaration in RISC-V ACLINTFrank Chang
2022-04-21Merge tag 'misc-pull-request' of gitlab.com:marcandre.lureau/qemu into stagingRichard Henderson
2022-04-21intc/exynos4210_gic: replace snprintf() with g_strdup_printf()Marc-André Lureau
2022-04-21hw/arm/exynos4210: Put combiners into state structPeter Maydell
2022-04-21hw/arm/exynos4210: Move exynos4210_combiner_get_gpioin() into exynos4210.cPeter Maydell
2022-04-21hw/arm/exynos4210: Put external GIC into state structPeter Maydell
2022-04-21hw/arm/exynos4210: Move exynos4210_init_board_irqs() into exynos4210.cPeter Maydell
2022-04-21hw/arm/exynos4210: Fix code style nit in combiner_grp_to_gic_id[]Peter Maydell
2022-04-21hw/arm/exynos4210: Coalesce board_irqs and irq_tablePeter Maydell
2022-04-21hw/intc/exynos4210_gic: Remove unused TYPE_EXYNOS4210_IRQ_GATEPeter Maydell
2022-04-06Remove qemu-common.h include from most unitsMarc-André Lureau
2022-04-06Replace qemu_real_host_page variables with inlined functionsMarc-André Lureau
2022-03-25hw/intc/arm_gicv3_its: Add missing newlines to process_mapc() loggingPeter Maydell
2022-03-21Use g_new() & friends where that makes obvious senseMarkus Armbruster
2022-03-18hw/intc: Rename CONFIG_ARM_GIC_TCG into CONFIG_ARM_GICV3_TCGEric Auger
2022-03-14ppc/xive2: Make type Xive2EndSource not user creatableCédric Le Goater
2022-03-07hw/intc/arm_gicv3_cpuif: Fix register names in ICV_HPPIR read trace eventPeter Maydell
2022-03-07hw/intc/arm_gicv3: Fix missing spaces in error log messagesPeter Maydell
2022-03-07hw/intc/arm_gicv3: Specify valid and impl in MemoryRegionOpsPeter Maydell
2022-03-07hw/intc/arm_gicv3_its: Add trace events for table reads and writesPeter Maydell
2022-03-07hw/intc/arm_gicv3_its: Add trace events for commandsPeter Maydell
2022-03-03hw/intc: Add RISC-V AIA IMSIC device emulationAnup Patel
2022-03-02pnv/xive2: Add support for 8bits thread idCédric Le Goater
2022-03-02pnv/xive2: Add support for automatic save&restoreCédric Le Goater
2022-03-02xive2: Add a get_config() handler for the router configurationCédric Le Goater
2022-03-02pnv/xive2: Add support XIVE2 P9-compat mode (or Gen1)Cédric Le Goater
2022-03-02ppc/pnv: add XIVE Gen2 TIMA supportCédric Le Goater
2022-03-02pnv/xive2: Introduce new capability bitsCédric Le Goater