aboutsummaryrefslogtreecommitdiff
path: root/hw/intc/armv7m_nvic.c
AgeCommit message (Expand)Author
2022-07-18hw/intc/armv7m_nvic: ICPRn must not unpend an IRQ that is being held highPeter Maydell
2021-09-01arm: Move system PPB container handling to armv7mPeter Maydell
2021-09-01arm: Move systick device creation from NVIC to ARMv7M objectPeter Maydell
2021-09-01arm: Move M-profile RAS register block into its own devicePeter Maydell
2021-07-27hw/intc/armv7m_nvic: for v8.1M VECTPENDING hides S exceptions from NSPeter Maydell
2021-07-27hw/intc/armv7m_nvic: Correct size of ICSR.VECTPENDINGPeter Maydell
2021-07-27hw/intc/armv7m_nvic: ISCR.ISRPENDING is set for non-enabled pending interruptsPeter Maydell
2021-06-15hw/intc/armv7m_nvic: Remove stale commentPeter Maydell
2021-05-02Do not include cpu.h if it's not really necessaryThomas Huth
2021-01-08hw/intc/armv7m_nvic: Correct handling of CCR.BFHFNMIGNPeter Maydell
2020-12-10hw/intc/armv7m_nvic: Implement read/write for RAS register blockPeter Maydell
2020-12-10target/arm: Implement M-profile "minimal RAS implementation"Peter Maydell
2020-12-10hw/intc/armv7m_nvic: Fix "return from inactive handler" checkPeter Maydell
2020-12-10hw/intc/armv7m_nvic: Support v8.1M CCR.TRD bitPeter Maydell
2020-12-10target/arm: Implement v8.1M REVIDR registerPeter Maydell
2020-12-10hw/intc/armv7m_nvic: Update FPDSCR masking for v8.1MPeter Maydell
2020-12-10hw/intc/armv7m_nvic: Make all of system PPB range be RAZWI/BusFaultPeter Maydell
2020-10-01hw/intc/armv7m_nvic: Only show ID register values for Main Extension CPUsPeter Maydell
2020-10-01target/arm: Move id_pfr0, id_pfr1 into ARMISARegistersPeter Maydell
2020-09-01hw: Remove superfluous breaksLiao Pingfang
2020-08-03hw/intc/armv7m_nvic: Provide default "reset the system" behaviour for SYSRESE...Peter Maydell
2020-07-10error: Eliminate error_propagate() with Coccinelle, part 1Markus Armbruster
2020-07-10qdev: Use returned bool to check for qdev_realize() etc. failureMarkus Armbruster
2020-06-15sysbus: Convert qdev_set_parent_bus() use with Coccinelle, part 3Markus Armbruster
2020-06-15sysbus: Convert qdev_set_parent_bus() use with Coccinelle, part 1Markus Armbruster
2020-03-12hw/intc/armv7m_nvic: Rebuild hflags on resetPeter Maydell
2020-02-28target/arm: Add isar_feature_aa32_vfp_simdRichard Henderson
2020-02-21target/arm: Test correct register in aa32_pan and aa32_ats1e1 checksPeter Maydell
2020-02-21target/arm: Define an aa32_pmu_8_1 isar feature test functionPeter Maydell
2020-01-24qdev: set properties with device_class_set_props()Marc-André Lureau
2019-10-24target/arm: Rebuild hflags for M-profile NVICRichard Henderson
2019-09-03memory: Access MemoryRegion with endiannessTony Nguyen
2019-09-03hw/intc/armv7m_nic: Access MemoryRegion with MemOpTony Nguyen
2019-08-16Include hw/qdev-properties.h lessMarkus Armbruster
2019-08-16Include migration/vmstate.h lessMarkus Armbruster
2019-08-16Include hw/irq.h a lot lessMarkus Armbruster
2019-07-04target/arm: v8M: Check state of exception being returned fromPeter Maydell
2019-07-04arm v8M: Forcibly clear negative-priority exceptions on deactivatePeter Maydell
2019-06-12Include qemu/module.h where needed, drop it from qemu-common.hMarkus Armbruster
2019-05-24hw/intc/nvic: Use object_initialize_child for correct reference countingPhilippe Mathieu-Daudé
2019-05-23arm: Remove unnecessary includes of hw/arm/arm.hPeter Maydell
2019-05-07hw/intc/armv7m_nvic: Don't enable ARMV7M_EXCP_DEBUG from resetPeter Maydell
2019-05-07hw/intc/armv7m_nvic: NS BFAR and BFSR are RAZ/WI if BFHFNMINS == 0Peter Maydell
2019-05-07hw/arm/armv7m_nvic: Check subpriority in nvic_recompute_state_secure()Peter Maydell
2019-04-29target/arm: New function armv7m_nvic_set_pending_lazyfp()Peter Maydell
2019-04-29target/arm: Implement v7m_update_fpccr()Peter Maydell
2019-04-29target/arm: Implement dummy versions of M-profile FP-related registersPeter Maydell
2019-04-29hw/intc/armv7m_nvic: Allow reading of M-profile MVFR* registersPeter Maydell
2019-02-15hw/intc/armv7m_nvic: Allow byte accesses to SHPR1Peter Maydell
2019-02-01armv7m: Don't assume the NVIC's CPU is CPU 0Peter Maydell
generated by cgit v1.2.3 (git 2.26.2) at 2024-11-30 04:23:24 +0000