aboutsummaryrefslogtreecommitdiff
path: root/hw/intc/arm_gicv3_dist.c
AgeCommit message (Expand)Author
2019-06-17hw/intc/arm_gicv3: GICD_TYPER.SecurityExtn is RAZ if GICD_CTLR.DS == 1Peter Maydell
2019-06-17hw/intc/arm_gicv3: Fix decoding of ID register rangePeter Maydell
2018-06-22hw/intc/arm_gicv3: fix an extra left-shift when reading IPRIORITYRAmol Surati
2018-01-11hw/intc/arm_gicv3: Make reserved register addresses RAZ/WIPeter Maydell
2016-06-20hw/intc/arm_gicv3: Fix compilation with simple trace backendPeter Maydell
2016-06-17hw/intc/arm_gicv3: Implement gicv3_set_irq()Peter Maydell
2016-06-17hw/intc/arm_gicv3: Implement GICv3 distributor registersShlomo Pongratz