aboutsummaryrefslogtreecommitdiff
path: root/hw/intc/arm_gicv3_cpuif.c
AgeCommit message (Expand)Author
2019-08-16Include hw/irq.h a lot lessMarkus Armbruster
2019-05-23hw/intc/arm_gicv3: Fix writes to ICC_CTLR_EL3Peter Maydell
2019-05-23hw/intc/arm_gicv3: Fix write of ICH_VMCR_EL2.{VBPR0, VBPR1}Peter Maydell
2018-12-13target/arm: Introduce arm_hcr_el2_effRichard Henderson
2018-08-14target/arm: Provide accessor functions for HCR_EL2.{IMO, FMO, AMO}Peter Maydell
2018-07-24hw/intc/arm_gicv3: Check correct HCR_EL2 bit when routing IRQPeter Maydell
2018-05-31hw/intc/arm_gicv3: Fix APxR<n> register dispatchingJan Kiszka
2018-04-26target/arm: Fetch GICv3 state directly from CPUARMStateAaron Lindsay
2018-03-23hw/intc/arm_gicv3: Fix secure-GIC NS ICC_PMR and ICC_RPR accessesPeter Maydell
2017-06-07arm_gicv3: Fix ICC_BPR1 reset value when EL3 not implementedPeter Maydell
2017-06-02hw/intc/arm_gicv3_cpuif: Fix priority masking for NS BPR1Peter Maydell
2017-06-02hw/intc/arm_gicv3_cpuif: Don't let BPR be set below its minimumPeter Maydell
2017-06-02hw/intc/arm_gicv3_cpuif: Fix reset value for VMCR_EL2.VBPR1Peter Maydell
2017-02-28target-arm: Add GICv3CPUState in CPUARMState structVijaya Kumar K
2017-02-24tcg: drop global lock during TCG code executionJan Kiszka
2017-01-27arm_gicv3: Fix broken logic in ELRSR calculationPeter Maydell
2017-01-20hw/intc/arm_gicv3: Implement EL2 traps for CPU i/f regsPeter Maydell
2017-01-20hw/intc/arm_gicv3: Implement gicv3_cpuif_virt_update()Peter Maydell
2017-01-20hw/intc/arm_gicv3: Implement ICV_ registers EOIR and IARPeter Maydell
2017-01-20hw/intc/arm_gicv3: Implement ICV_ HPPIR, DIR and RPR registersPeter Maydell
2017-01-20hw/intc/arm_gicv3: Implement ICV_ registers which are just accessorsPeter Maydell
2017-01-20hw/intc/arm_gicv3: Add accessors for ICH_ system registersPeter Maydell
2017-01-20hw/intc/gicv3: Add data fields for virtualization supportPeter Maydell
2016-12-27hw/intc/arm_gicv3: Remove incorrect usage of fieldoffsetPeter Maydell
2016-10-17hw/intc/arm_gicv3: Fix ICC register tracepointsPeter Maydell
2016-06-27hw/intc/arm_gicv3: Add missing breakShannon Zhao
2016-06-17hw/intc/arm_gicv3: Add IRQ handling CPU interface registersPeter Maydell
2016-06-17hw/intc/arm_gicv3: Implement CPU i/f SGI generation registersPeter Maydell
2016-06-17hw/intc/arm_gicv3: Implement gicv3_cpuif_update()Peter Maydell
2016-06-17hw/intc/arm_gicv3: Implement GICv3 CPU interface registersPeter Maydell
generated by cgit v1.2.3 (git 2.26.2) at 2024-12-27 02:15:11 +0000