aboutsummaryrefslogtreecommitdiff
path: root/hw/intc/arm_gic.c
AgeCommit message (Expand)Author
2019-08-16Include hw/irq.h a lot lessMarkus Armbruster
2019-06-12Include qemu/module.h where needed, drop it from qemu-common.hMarkus Armbruster
2018-09-25hw/intc/arm_gic: Drop GIC_BASE_IRQ macroPeter Maydell
2018-08-24hw/intc/arm_gic: Make per-cpu GICH memory regions 0x200 bytes largePeter Maydell
2018-08-14intc/arm_gic: Improve tracesLuc Michel
2018-08-14intc/arm_gic: Implement maintenance interrupt generationLuc Michel
2018-08-14intc/arm_gic: Implement gic_update_virt() functionLuc Michel
2018-08-14intc/arm_gic: Implement the virtual interface registersLuc Michel
2018-08-14intc/arm_gic: Wire the vCPU interfaceLuc Michel
2018-08-14intc/arm_gic: Implement virtualization extensions in gic_cpu_(read|write)Luc Michel
2018-08-14intc/arm_gic: Implement virtualization extensions in gic_(deactivate|complete...Luc Michel
2018-08-14intc/arm_gic: Implement virtualization extensions in gic_acknowledge_irqLuc Michel
2018-08-14intc/arm_gic: Implement virtualization extensions in gic_(activate_irq|drop_p...Luc Michel
2018-08-14intc/arm_gic: Add virtualization enabled IRQ helper functionsLuc Michel
2018-08-14intc/arm_gic: Refactor secure/ns access check in the CPU interfaceLuc Michel
2018-08-14intc/arm_gic: Add virtualization extensions helper macros and functionsLuc Michel
2018-08-14intc/arm_gic: Add the virtualization extensions to the GIC stateLuc Michel
2018-08-14intc/arm_gic: Remove some dead code and put some functions staticLuc Michel
2018-08-14intc/arm_gic: Implement GICD_ISACTIVERn and GICD_ICACTIVERn registersLuc Michel
2018-08-14intc/arm_gic: Refactor operations on the distributorLuc Michel
2018-07-16hw/intc/arm_gic: Fix handling of GICD_ITARGETSRPeter Maydell
2018-07-16hw/intc/arm_gic: Check interrupt number in gic_deactivate_irq()Peter Maydell
2018-02-05qdev: use device_class_set_parent_realize/unrealize/reset()Philippe Mathieu-Daudé
2018-01-25hw/intc/arm_gic: Fix the NS view of C_BPR when C_CTRL.CBPR is 1Luc MICHEL
2018-01-25hw/intc/arm_gic: Fix group priority computation for group 1 IRQsLuc MICHEL
2018-01-25hw/intc/arm_gic: Fix C_RPR value on idle priorityLuc MICHEL
2018-01-25hw/intc/arm_gic: Prevent the GIC from signaling an IRQ when it's "active and ...Luc MICHEL
2018-01-11hw/intc/arm_gic: reserved register addresses are RAZ/WIPeter Maydell
2017-07-11ARM: KVM: Enable in-kernel timers with user space gicAlexander Graf
2017-03-09hw/intc/arm_gic: modernise the DPRINTFAlex Bennée
2017-02-28arm: gic: Remove references to NVICMichael Davidsaver
2016-11-07nvic: set pending status for not active interruptsMarcin Krzeminski
2016-06-06hw/intc/gic: RAZ/WI non-sec access to sec interruptsJens Wiklander
2016-05-19hw: explicitly include qemu/log.hPaolo Bonzini
2016-05-16hw/intc/arm_gic: add tracepointsHollis Blanchard
2016-03-22include/qemu/osdep.h: Don't include qapi/error.hMarkus Armbruster
2016-03-04hw/intc/arm_gic.c: Implement GICv2 GICC_DIRPeter Maydell
2016-01-29arm: Clean up includesPeter Maydell
2016-01-21arm_gic: Update ID registers based on revisionAlistair Francis
2015-11-19hw/arm_gic: Correctly restore nested irq priorityFrançois Baldassari
2015-11-10hw/intc/arm_gic: Remove the definition of NUM_CPUWei Huang
2015-09-11maint: remove double semicolons in many filesDaniel P. Berrange
2015-09-08hw/intc/arm_gic: Actually set the active bits for active interruptsPeter Maydell
2015-09-08hw/intc/arm_gic: Drop running_irq and last_active arraysPeter Maydell
2015-09-08hw/intc/arm_gic: Fix handling of GICC_APR<n>, GICC_NSAPR<n> registersPeter Maydell
2015-09-08hw/intc/arm_gic: Running priority is group priority, not full priorityPeter Maydell
2015-08-13hw/arm/gic: Kill code duplicationPavel Fedin
2015-06-15arm_gic: gic_update should always update all coresJohan Karlsson
2015-05-12hw/intc/arm_gic: Add grouping support to gic_update()Peter Maydell
2015-05-12hw/intc/arm_gic: Change behavior of IAR writesFabian Aggeler
generated by cgit v1.2.3 (git 2.26.2) at 2024-12-27 10:36:17 +0000