aboutsummaryrefslogtreecommitdiff
path: root/exec.c
AgeCommit message (Expand)Author
2019-03-06migration: Add an ability to ignore shared RAM blocksYury Kotov
2019-03-06exec: Change RAMBlockIterFunc definitionYury Kotov
2019-02-05unify len and addr type for memory/address APIsLi Zhijian
2019-02-04mmap-alloc: fix hugetlbfs misaligned length in ppc64Murilo Opsfelder Araujo
2019-02-01exec.c: Don't reallocate IOMMUNotifiers that are in usePeter Maydell
2019-01-29memory: add memory_region_flush_rom_device()Stefan Hajnoczi
2019-01-29exec.c: Use correct attrs in cpu_memory_rw_debug()Peter Maydell
2019-01-11qemu/queue.h: typedef QTAILQ headsPaolo Bonzini
2019-01-11qemu/queue.h: leave head structs anonymous unless necessaryPaolo Bonzini
2018-12-14Rename cpu_physical_memory_write_rom() to address_space_write_rom()Peter Maydell
2018-12-14exec.c: Rename cpu_physical_memory_write_rom_internal()Peter Maydell
2018-10-18exec: introduce tlb_initEmilio G. Cota
2018-10-17cpu: Provide a proper prototype for target_words_bigendian() in a headerThomas Huth
2018-10-02hostmem-file: make available memory-backend-file on POSIX-based hostsHikaru Nishida
2018-08-21Merge remote-tracking branch 'remotes/mst/tags/for_upstream' into stagingPeter Maydell
2018-08-14accel/tcg: Check whether TLB entry is RAM consistently with how we set it upPeter Maydell
2018-08-10hostmem-file: add the 'pmem' optionJunyan He
2018-08-10memory, exec: switch file ram allocation functions to 'flags' parametersJunyan He
2018-08-10memory, exec: Expose all memory block related flags.Junyan He
2018-07-02tcg: simplify !CONFIG_TCG handling of tb_invalidate_*Paolo Bonzini
2018-07-02tcg: Fix --disable-tcg build breakagePhilippe Mathieu-Daudé
2018-06-28exec: check that alignment is a power of twoDavid Hildenbrand
2018-06-28move public invalidate APIs out of translate-all.{c,h}, clean upPaolo Bonzini
2018-06-28exec: Fix MAP_RAM for cached accessEric Auger
2018-06-27postcopy: drop ram_pages parameter from postcopy_ram_incoming_init()David Hildenbrand
2018-06-22tcg: fix --disable-tcg build breakageEmilio G. Cota
2018-06-15tcg: remove tb_lockEmilio G. Cota
2018-06-15exec.c: Handle IOMMUs in address_space_translate_for_iotlb()Peter Maydell
2018-06-15iommu: Add IOMMU index argument to translate methodPeter Maydell
2018-06-15exec.c: Use stn_p() and ldn_p() instead of explicit switchesPeter Maydell
2018-06-15exec.c: Don't accidentally sign-extend 4-byte loads in subpage_read()Peter Maydell
2018-06-15cputlb: Pass cpu_transaction_failed() the correct physaddrPeter Maydell
2018-06-04Merge remote-tracking branch 'remotes/juanquintela/tags/migration/20180604' i...Peter Maydell
2018-06-04migration: discard non-migratable RAMBlocksCédric Le Goater
2018-06-01Merge remote-tracking branch 'remotes/bonzini/tags/for-upstream' into stagingPeter Maydell
2018-06-01exec.c: Initialize sa_flags passed to sigaction()Peter Maydell
2018-05-31Make address_space_translate_iommu take a MemTxAttrs argumentPeter Maydell
2018-05-31Make flatview_do_translate() take a MemTxAttrs argumentPeter Maydell
2018-05-31Make address_space_get_iotlb_entry() take a MemTxAttrs argumentPeter Maydell
2018-05-31Make flatview_translate() take a MemTxAttrs argumentPeter Maydell
2018-05-31Make flatview_access_valid() take a MemTxAttrs argumentPeter Maydell
2018-05-31Make MemoryRegion valid.accepts callback take a MemTxAttrs argumentPeter Maydell
2018-05-31Make memory_region_access_valid() take a MemTxAttrs argumentPeter Maydell
2018-05-31Make flatview_extend_translation() take a MemTxAttrs argumentPeter Maydell
2018-05-31Make address_space_access_valid() take a MemTxAttrs argumentPeter Maydell
2018-05-31Make address_space_map() take a MemTxAttrs argumentPeter Maydell
2018-05-31Make address_space_translate{, _cached}() take a MemTxAttrs argumentPeter Maydell
2018-05-31Make tb_invalidate_phys_addr() take a MemTxAttrs argumentPeter Maydell
2018-05-09exec: reintroduce MemoryRegion cachingPaolo Bonzini
2018-05-09exec: extract address_space_translate_iommu, fix page_mask corner casePaolo Bonzini
generated by cgit v1.2.3 (git 2.26.2) at 2024-11-25 21:40:30 +0000